Hardware Implementation and Characterization of SiC-Based Hybrid Three-Phase Rectifier Employing Third Harmonic Injection

M. Makoschitz^{*}, M. Hartmann[†] and H. Ertl^{*}

* Institute of Energy Systems and Electrical Drives, Power Electronics Section University of Technology Vienna, Austria; Email: markus.makoschitz@tuwien.ac.at

[†] Schneider Electric Power Drives, Section Drives, Power Conversion Vienna, Austria; Email: michael.hartmann@ieee.org

Abstract—A recently proposed third harmonic injection rectifier (two half-bridge legs) - serving as optional solution for passive three-phase diode bridge systems with LC output filter - is characterized by unity power factor ($\lambda \approx 1$) and low harmonic input currents (THD < 5%). The rectifier at hand, furthermore sticks out of the crowd due to a very low number of active and passive switches compared to similar power electronic circuits based on the same (third harmonic injection) principle. Additionally, the more and more establishing and reliable SiC-MOSFET allows an optimized design for higher switching frequencies without seriously impairing the efficiency of the total system. A proper design of active and passive components of the optional circuit is therefore required and several operating modes and optimization possibilities are existing. Besides basic considerations of control structures and topology limitations, also various implementation issues are discussed. Finally, experimental results of a laboratory prototype based on a 10 kW/72 kHz rectifier system using SiC-MOSFETs verifies the proper behaviour of the proposed upgrade.

Index Terms—Three-Phase AC-DC Conversion, Third-Harmonic Injection, SiC-MOSFET

I. INTRODUCTION

Although, numerous promising AC-to-DC rectification circuits evolved during the last decades, recent developments and breakthroughs in the fields of wide band-gap devices heated up debates and discussions about already existing topologies. Rather unconventional rectifier circuits can also come handy again. Besides the very well known bidirectional three-phase six switch boost type (cf., [1]) or unidirectional VIENNA rectifier [2], one very promising solution to guarantee low harmonic input currents is based on the third harmonic principle (as described in [3] and [4]). This specific technique generally consists of two different circuits:

- current shaping circuit
- current injection stage.

Both circuits can be implemented as either passive or active setup. Converter systems based on the third harmonic injection principle can hence be classified into

- passive current shaping/passive current injection [5]-[8]
- active current shaping/passive current injection [9]-[12]
- passive current shaping/active current injection [13]
- active current shaping/active current injection [14]-[20].

Topologies which apply passive current injection and passive current shaping are generally limited in their minimum input current distortions by values close to 5% (cf., [6]). This limitation is mainly evoked due to the passive implementation of both networks, as only sinusoidal wave shapes with multiples of the fundamental frequency can be generated. These currents are depending on the circuits resonance frequency which is defined due to capacitive and inductive components.

Circuits based on passive current injection and active current shaping are in principle limited in their performance due to similar issues. B6 output currents are indeed now controllable, the injection current is, however, still dependent on the LC injection network or appropriate transformer (YD, zig-zag, etc.). Topologies as the MINNESOTA rectifier therefore similarly suffer from limited input current distortions of approximately 4%-5% depending on characteristics of mains input impedance. Nonetheless, the output voltage of the circuit can be regulated, due to the active circuit directly connected to the adjacent passive diode bridge (dependent on the utilized DC/DC converter stage: buck-type, boost-type [9], buck+boost-type [11]).

One very promising solution for active injection and passive shaping is proposed in [13]. Series connected capacitors and a resistive delta or star connected network is used to facilitate properly shaped currents. Capacitors are used for blocking the DC components within the resistive network. The system can be designed to result in a THD_i of 0.6%. The circuit then, however, suffers from a very poor efficiency (e.g. 90% for the specified nominal operating point) due to the implemented resistors which form more than 80% of the total system losses. If improved efficiency of the current shaping network is required, all resistors can hence be replaced by switching resistance emulators, which however will increase the complexity of the enhanced circuit.

Some rectifier circuits where both, the injection and shaping network are active solutions are listed in [14]–[19]. The SWISS rectifier for example offers sinusoidal input currents. Major drawbacks of this circuit are that (i) (at least) two active semiconductors have to process the full amount of output power and (ii) the structure cannot be used to extend an existing passive three-phase rectifier to a low harmonic input stage. A solution as proposed in [19] would allow such an upgrade for passive three-phase rectifiers. Due to the required 3-level NPC circuits a rather high number of active and passive switches is required. Therefore, a topology with two half-bridges connected in series (less number of switches) is discussed in this paper. If the third harmonic injection circuit is, however, going to serve as option/upgrade for a passive three-phase rectifier with LC output filter some major restrictions are applying in order to fulfill IEEE519/IEC61000-3-2 standards [21], [22]. Current shaping issues are hence going to be discussed in Section II.

II. OPERATING PRINCIPLE

A. Basic Considerations

Fig. 1(a) depicts the passive three-phase diode bridge rectifier with LC output filter, upgraded by an additional circuit (active current shaping network and current injection device) based on the third harmonic injection principle. The current shaping network is realized by two half-bridge legs connected in series, whereas the output of the upper converter stage is connected to the positive bus bar and the output of the lower bridge leg linked to the negative output of the B6 (via two chokes L_{cp} and L_{cn} , respectively). The interconnection between AC-side mains and midpoint M of the shaping network is formed via three bidirectional switches $S_{i,ab}$, which are in this specific case implemented as back-to-back IGBTs or SiC-MOSFETs. Also different solutions as reverse blocking IGBTs etc. are applicable. The output voltage V_o of the rectifier is defined due to the mains situation and calculates to

$$V_{\rm o} = \frac{3\sqrt{3}V_{\rm N}}{\pi}.$$
 (1)

The DC-side smoothing inductance current $i_{\rm L}$ is characterized according to B6 output voltage $v_{\rm rec}$ and $V_{\rm o}$ and calculates to

$$i_{\rm L}(\varphi_{\rm N}) = I_{\rm o} - \frac{3\sqrt{3}\hat{V}_{\rm N}}{\pi\omega_{\rm N}L_{\rm DC}} \sum_{k}^{\infty} \frac{2}{(6k)^3 - 6k} \sin(6k\varphi_{\rm N}).$$
 (2)

The current ripple of $i_{\rm L}$ is mainly defined by a 300 Hz spectral component, evoked due to the 300 Hz passive three-phase rectifier voltage $v_{\rm rec}$. The half-bridge leg connected to the DC capacitor $C_{\rm cp}$, has to facilitate a compensational current $i_{\rm cp}$, which completely suppresses the 300 Hz current ripple and guarantees sinusoidal wave shapes e.g.

$$i_{\text{pos}} = \hat{I}_{\text{N}} \cdot \cos(\varphi_{\text{N}}) \quad \text{for} \quad \varphi_{N} \in \left[-\frac{\pi}{3} \dots \frac{\pi}{3}\right].$$
 (3)

The current of the positive bus-bar $i_{\rm pos}$ is hence constituted by fractional parts of $\cos{(\varphi_{\rm N})}$, $\cos{(\varphi_{\rm N} - \frac{2\pi}{3})}$ and $\cos{(\varphi_{\rm N} - \frac{4\pi}{3})}$. $i_{\rm pos}$ is therefore now defined by $\max(i_{\rm N1}^*, i_{\rm N2}^*, i_{\rm N3}^*)$ and hence results in

$$i_{\rm pos} = G_{\rm e} \frac{3\sqrt{3}\hat{V}_{\rm N}}{\pi} \left(\frac{1}{2} + \sum_{k}^{\infty} \frac{(-1)^{k+1}}{(3k)^2 - 1} \cos\left(3k\varphi_{\rm N}\right)\right).$$
(4)

Same assumptions are applicable for injection current i_{cn} and generated bus-bar current i_{neg} . The third harmonic current i_{h3} is defined according to $i_{cp} - i_{cn}$ and similarly (as i_{pos} and i_{neg})



Fig. 1: (a) Passive three-phase rectifier with adjacent LC-output filter equipped by an optional third harmonic injection circuit with two half-bridge stages, three bidirectional switches in back-to-back arrangement and two/three (optional) injection inductors as proposed in [23]. (b) Feasible switching states of third harmonic injection based rectifier for the sector $\varphi_N \in [0 \dots \frac{\pi}{3}]$.

results in sinusoidal wave shapes. This third harmonic current i_{h3} is going to be injected into the appropriates mains phase which is instantaneously not conducting current. Sinusoidal mains input current for e.g. phase 1 is therefore assembled



Fig. 2: (Top) – Ideal (red) and real duty cycles $\delta_{\rm CP}$ considering voltage drop $v_{\rm L,cp}$, for different switching frequencies (resulting in different inductance values – $f_{\rm s} = 5 \,\rm kHz \cong L_{\rm CP} = 9.6 \,\rm mH$, $f_{\rm s} = 100 \,\rm kHz \cong L_{\rm CP} = 480 \,\mu\rm H$), if two inductors and synchronized pulse width modulation signals are used. (Bottom) – Appropriate calculated current distortions (no voltage/current controller considered).

according to the following sequence:

- $i_{N1} = i_{pos}$ for $\varphi_N \in [-\pi/3 \dots \pi/3]$
- $i_{N1} = i_{h3}$ for $\varphi_N \in [\pi/3...2\pi/3]$
- $i_{N1} = i_{neg}$ for $\varphi_N \in [2\pi/3...4\pi/3]$
- $i_{N1} = i_{h3}$ for $\varphi_N \in [4\pi/3...5\pi/3]$

Not only the sequence at hand but also **Fig. 1(b)** indicate that diodes of the passive rectifier are only switched with $f_{\rm N}(=50 \,\text{Hz})$ and the bidirectional switches $(S_{\rm i,ab})$ of the current injection device with $2f_{\rm N}(=100 \,\text{Hz})$. Consequently, only the two half-bridge legs are operating with switching frequency $f_{\rm s}$. All possible occurring switching states for one sector e.g. $\varphi_N \in [0 \dots \frac{\pi}{3}]$, available for current shaping of $i_{\rm pos}$ and $i_{\rm neg}$, are therefore depicted in **Fig. 1(b)**.

Finally, it has to be mentioned that due to the low switching operation of the passive rectifier bridge, no high-frequency CM voltage appears at the output V_{0} .

B. Fundamental Issues

As the main operating principle of the proposed third harmonic injection circuit has been discussed, some major operating boundaries are now going to be specified.

The required duty cycles for proper current shaping of the system are defined by

$$\delta_{\rm cp}(\varphi_N) = \frac{v_{\rm pos}(\varphi_N) - v_{\rm h3}(\varphi_N)}{V_{\rm c}}$$
(5)

$$\delta_{\rm cn}(\varphi_N) = 1 + \frac{v_{\rm neg}(\varphi_N) - v_{\rm h3}(\varphi_N)}{V_{\rm c}}$$
(6)

These functions are applying for an ideal consideration of $L_{\rm cp}$ and $L_{\rm cn}$. If $\delta_{\rm cp}$ is now drawn for further investigation, the minimum of the function ($\delta_{\rm cp,min} = 0$) can be found at multiples of $(2k-1)\pi/3$ and the maximum ($\delta_{\rm cp,max} = M = \frac{3\hat{V}_{\rm N}}{2V_c} = 0.8125$) at multiples of $2k\pi/3$ for $k \in \mathbb{Z}$ (cf., **Fig. 2** - (top) red waveform). For a non-ideal consideration of $L_{\rm cp}$, an additional voltage drop has to be incorporated (depicted in **Fig. 2** - (top)



Fig. 3: Dependency of mains input current distortion THD_i on injection chokes $L_{c\frac{D}{n}} = L_c$ and (hence) switching frequency f_s (assumption: two inductors $L_{c\frac{D}{n}}$ and synchronized PWM).

blue waveforms for different values of L_{cp}) which results in an adapted minimum of

$$\delta_{\rm cp,min} = -\omega_{\rm N} L_{\rm cp} \frac{\frac{3\sqrt{3}}{\pi\omega_{\rm N} L_{\rm DC}} \left(1 - \frac{\pi}{2\sqrt{3}}\right) \hat{V}_{\rm N} + \frac{\sqrt{3}}{2} \hat{I}_{\rm N}}{V_{\rm c}}$$
(7)

As $(1 - \frac{\pi}{2\sqrt{3}})$ is > 0, $\delta_{cp,min}$ is always < 0 for L_{cp} > 0. Each half-bridge, however, is only able to facilitate a duty cycle range of [0...1], whereas "0" means upper switch (S_{cp+}) opened and lower switch (S_{cp-}) closed and vice versa. A duty cycle < 0 will hence inevitably lead to current distortions of positive and negative busbar currents i_{pos} and i_{neg} , which is illustrated in Fig. 2 (top - calculated duty cycles and bottom - resulting current distortions of i_{pos} for different values of $L_{\text{cp}}(f_{\text{s}})$). It is hence highly preferable to implement an injection choke whose inductance is specified as small as possible which can be achieved due to increased switching frequencies f_s if a specific maximum current ripple of e.g. 30% of the mains maximum peak current is allowed. According to Fig. 3, a $THD_i < 5\%$ can be achieved for a switching frequency of $\approx 30 \, \text{kHz}$. As already discussed in [23] the inductance value of $L_{\rm cp}$ and $L_{\rm cn}$ can be further reduced if a third inductor L_{h3} is used. While the total volume of a three inductor implementation (if three independent chokes are utilized) hardly shrinks, the inductance value of $L_{\rm cp}$ and $L_{\rm cn}$ can be tremendously reduced by $\approx 70\%$ which can be expressed by

$$L_{c_{n}^{P},h3} = \chi_{L} \cdot L_{c_{n}^{P}}, \quad \chi_{L} = \frac{1}{2\sqrt{3}\left(\sqrt{3} - M\right)}.$$
 (8)

This reduction mainly results due to the injection cell voltage $v_{\rm MN}$ (characterized by voltage levels 0 and $\pm \frac{V_c}{3}$), which is no longer directly clamped to the AC-side mains which would result in $v_{\rm MN} = v_3$. If the optimized inductors are considered in the design of the injection cell the minimum switching frequency, which is required to guarantee a THD_i < 5 %, can hence be improved to values in the range of $\approx 15 - 20 \,\mathrm{kHz}$.

It has however be mentioned, that a proper design of the injection inductors is not the only stringent requirement for proper operation of the injection cell. Imbalance of mains input voltages is also evolving as noticeable issue for this type



Fig. 4: (Duty cycles $\delta_{\rm cp}$ ($L_{\rm cp}$, $L_{\rm cn} = 0$) considering unbalanced (e.g. $k_{\rm v,1} = 1.1$ means $V_{\rm N,rms} = 230 \,\rm V + 10 \,\%$) mains voltages (red – balanced mains voltages $k_{\rm v,i} = 1$).

of converter stage. For this investigation an ideal duty cycle is assumed, ignoring injection injection chokes $(L_{c_n^P} \rightarrow 0 (f_s \rightarrow \infty))$. The variable $k_{v,i}$ is going to be introduced which includes the information of relative mains unbalance from the nominal $230 V_{rms}$ (e.g. $k_{v,1} = 1.1$ which results in a mains input voltage of $253 V_{rms}$ and hence an increase of 10 %). This is, however, directly affecting the duty cycle of both half-bridges $(\delta_{cp} \text{ and } \delta_{cn})$. The minimum of δ_{cp} is no longer characterized by 0. Considering the modified commutation time instants of the B6 the minimum of the duty cycle can be approximated by

$$\delta_{\rm cp,min}\left(\varphi_{0,3}\right) \approx \frac{2}{3}M\left(k_{\rm v,2} - k_{\rm v,1}\right) \tag{9}$$

for the sector $\varphi_N \in [\varphi_{0,2} \dots \varphi_{0,3}]$ which correlates with the sector $\varphi_N \in \left[\frac{2\pi}{3} \dots \pi\right]$ for balanced mains voltages $(k_{v,i} = 1, a)$ also depicted in **Fig. 4** - red waveform). $\varphi_{0,3}$ is the altered commutation time instant next to π and is defined by

$$\varphi_{0,3} = \frac{2\pi}{3} + \arctan\left(\frac{2k_{v2} + k_{v3}}{\sqrt{3}k_{v3}}\right).$$
 (10)

Fig. 4 depicts different duty cycles for varying imbalance of mains voltages with $k_v = [1.1, 0.88, 0.99]$ and $k_v = [1.1, 0.95, 1.025]$. It can be seen that for the appropriate sector $\varphi_N \in [\varphi_{0,2} \dots \varphi_{0,3}]$, the minimum duty cycle is of negative value if $k_{v,1} > k_{v,2}$. Again, it should be pointed out that each half-bridge is only able to facilitate a duty cycle between $[0 \dots 1]$. Negative duty cycles, hence, lead to increased input current distortions and hence worsened THD_i.

C. SiC-MOSFET or IGBT

The SiC-MOSFET is recently available for blocking voltages $\geq 900 \text{ V}$. This allows the implementation of SiC-MOSFETs for half-bridge legs with DC voltage levels $\geq 600 \text{ V}$ and offers an operation with increased switching frequency with lower switching losses compared to a conventional IGBT. This is also depicted in **Fig. 5** which shows a comparison of turn-on and turn-off energy losses of a SCT2080KE (SiC-MOSFET) and a IKW25T120H3 (reverse blocking IGBT) with very similar basic characteristics ($V_{\text{max}} = 1200 \text{ V}$, $I_{d,\text{max}@100^{\circ}\text{C}} \approx 25 \text{ A} - 28 \text{ A}$). It can be observed that both, turn-on and turn-off switching energies of the SiC-MOSFET are significantly smaller than those of an IGBT. The SiC-MOSFET, furthermore, shows ohmic characteristics which will result in improved conduction losses



Fig. 5: Comparison of switching losses of an 1200 V/28 A (@100 °C) SiC-MOSFET (SCT2080KE - losses recorded @ 600 V DC voltage, $R_{\rm G} = 0 \Omega$, $V_{\rm GS} = 18/0 \text{ V}$, $L = 500 \,\mu\text{H}$) and a $1200 \,\text{V}/25 \text{ A}$ (@100 °C) IGBT (IKW25N120H3 (high speed switching series) - losses recorded @ 600 V DC voltage, $R_{\rm G} = 23 \Omega$, $V_{\rm GS} = 15/0 \text{ V}$, L = n/a).

(compared to an Si-IGBT). The implementation of a SiC-MOSFET hence leads to smaller and less expensive cooling system/volume (if SiC conduction and switching losses are smaller than that of an IGBT). The improved switching loss behaviour will hence lead to an increased efficiency of the total system compared to a conventional IGBT with approximately equal switching frequency. Similar to low-voltage MOSFETs the SiC-MOSFET is characterized by a parasitic body diode due to its physical implementation. As, however, this body diode is only conducting during the adjusted dead time of the half-bridge stage, no external diode is required and the SiC-MOSFET seems to be very well applicable for the chosen topology. The bidirectional switches can also advantageously be implemented by SiC-MOSFETs in order to reduce losses of the current injection stage. It has to be mentioned that the emerging GaN technology could also serve as promising solution for the current shaping network, however, is yet not commercially available for DC voltage levels greater than 650 V.

III. CURRENT CONTROLLER

In this section, current control of the proposed injection cell is briefly discussed. The third harmonic injection circuit consists of two half-bridge legs (cf., **Fig. 1(a)**). The half-bridge connected to $C_{\rm cp}$ is therefore responsible for proper control of $i_{\rm cp}$ and the converter stage linked to $C_{\rm cn}$ has to properly adjust $i_{\rm cn}$, respectively. Thus, two independent current controllers have to be designed.

If a simplified model is applied which is neglecting parasitic effects and components, the basic equations result in

$$L_{\rm cp} \frac{di_{\rm cp}}{dt} = \delta_{\rm cp} v_{\rm cp} + v_{\rm h3} - v_{\rm pos}$$

$$L_{\rm cn} \frac{di_{\rm cn}}{dt} = (1 - \delta_{\rm cn}) v_{\rm cn} - v_{\rm h3} + v_{\rm neg}.$$
(11)

If it is now assumed that the two DC voltages ($v_{\rm cp}$ and $v_{\rm cn}$) of the injection cell are regulated such – by the superimposed voltage controller with reduced dynamic – to remain fixed at the same voltage level $V_{\rm cp} = V_{\rm cn} = V_{\rm c}$, the equations above



Fig. 6: Basic structure of current control circuit (top). Bode plot (middle) and step-response (bottom) of the designed current controller for a switching frequency of 72 kHz and an inductance value $L_{\rm cp}$ of 200 μ H and a gain crossover frequency of 7 kHz), for either P- or PI-type with maximum overshoot of 25% and minimum phase margin of 60°).

can be simplified by applying Laplace Transformation which finally results in

$$sL_{cp}i_{pos} = -\delta_{cp}V_{c} + v_{pos} - v_{h3} + sL_{cp}i_{L}.$$
 (12)

If $v_{\rm N1}$, $v_{\rm N2}$, $v_{\rm N3}$ (which are required for the generation of an equivalent conductance value, which represents the power demand of the circuit) and $i_{\rm L}$ are measured, $v_{\rm pos}$, $v_{\rm h3}$ and $sL_{\rm cp}i_{\rm L}$ can serve as feedforward signals of the respective current control structure. The hereby resulting model can be described



Fig. 7: Evaluation of optimized choke for different toroidal-stacked cores T20-T650, iron powder core materials 14-52 and solid conductors AWG16-AWG20 according to GeckoMAGNETICS and implemented inductor (boxed).

by

$$\delta_{\rm cp} = -\frac{{\rm s}L_{\rm cp}}{V_{\rm c}}i_{\rm pos} + \delta_{\rm ff} \tag{13}$$

with the feedforward signal $\delta_{\rm ff}$

$$\delta_{\rm ff} = \frac{1}{V_{\rm c}} \left(v_{\rm pos} - v_{\rm h3} \right) + \frac{{\rm s}L_{\rm cp}}{\left({\rm s}T_1 + 1 \right)V_{\rm c}} i_{\rm L}.$$
 (14)

The additional damping part $1/(sT_1 + 1)$ is required to guarantee suppression of high frequency noise and/or disturbance. Furthermore, it has to be noticed that the feedforward part which includes i_L could also be omitted for very small values of L_c if it is preferred to reduce the number of current sensors. In **Fig. 6** (top) the basic structure of the proposed current controller is depicted. Furthermore, bode plot (middle) and step-response (bottom) of the designed controller is given (for a switching frequency of 72 kHz and an inductance value L_c of 200 µH and a gain crossover frequency f_c of 7 kHz), for either P- or PI-type (maximum overshoot of 25 %, minimum phase margin 60°) implementation. F_o denotes the open loop characteristic and T_y the closed loop transfer function of controlled current i_{pos} which is defined by

$$T_{\rm y,P/PI}(\rm s) = \frac{R_{\rm P/PI}(\rm s) \, G_{\rm i}(\rm s)}{1 + M_{\rm I}(\rm s) \, R_{\rm P/PI}(\rm s) \, G_{\rm i}(\rm s)}.$$
 (15)

The reference currents are often generated by a superimposed voltage controller. This voltage controller indirectly determines the power demand by measuring the voltage of the dc-link capacitor. However, voltage control of the injection cell DC voltages is not one of the major topics in this paper and hence not further discussed.

IV. INDUCTOR DESIGN

A stacked toroidal iron powder core (implementation of $L_{\rm c} = L_{\rm c_n^{\rm P}} = L_{\rm h3}$) finally has been selected which basically allows reduced losses and rather high current saturation limits (compared to ferrite material) which may be necessary due to unbalanced grid voltages and load step behaviour of the total system (discussed in [24] and [25]). In order to minimize input current distortions a maximum inductance of 200 μ H has been

TABLE I: Design Specifications of the Built Three-Phase Rectifier.



Fig. 8: Controlboard (bottom view) with plug-in DSP board (red), half-bridge gate drive boards (blue) and bidirectional switch boards (yellow).

chosen. Design guidelines for injection inductance values are listed in [23]. The number of turns N for one choke can be calculated by

$$N = \sqrt{\frac{V_{\rm c}M}{3\sqrt{3}f_{\rm s}k_{\rm i}\Delta i_{\rm N,max}A_{\rm L,2xT184}}} \tag{16}$$

where V_c denotes the DC voltage of the cell (600 V), M the modulation index (0.8125) and $A_{L,2xT184}$ the core nominal inductance (2 · 28 nH). It has to be noted that the basic equation to evaluate the required number of turns is given according to

$$L_{\rm c} = N^2 \cdot A_{\rm L}.\tag{17}$$

Fig. 7 illustrates an inductor optimization which was performed with GeckoMAGNETICS for different toroidal-stacked cores T20-T650, iron powder core materials 14-52 and solid conductors AWG16-AWG20. The red triangle marks the implemented choke which is depicted in **Fig. 7**.

V. EXPERIMENTAL RESULTS

A 10 kW/72 kHz laboratory prototype was implemented in order to verify proper operation of the proposed circuit. Design specifications of the built three-phase rectifier are given in TABLE I and TABLE II. The system should be constructed for 400 V_{LL}/50 Hz mains voltages, which results in 600 V DC voltage levels (if the modulation index M = 0.8125) for the injection cell capacitors $C_{\rm cp}$ and $C_{\rm cn}$.

ROHMs SCT2080KE SiC-MOSFETs are used for implementing the active switches of the half-bridges connected to $C_{\rm cp}$ and $C_{\rm cn}$. The bidirectional switches $S_{\rm i,ab}$ are operating in back-to-back arrangement using IKW40T120 IGBTs. It has to be noted that also 1200 V or 900 V SiC-MOSFETs would be applicable and could further reduce losses of the injection

TABLE II: Power Devices Selected for Implementation of the passive rectifier and Third Harmonic Injection Cell.

$S_{ia,b} \\ S_{c^{\underline{P}}\pm}$	1200 V/40 A IGBT, IKW40T120, Infineon 600 V/20 A SiC-MOSFET, SCT2080, ROHM
$C_{c\frac{p}{n}}$	$220 \mu\text{F}/400 \text{V}, \text{EPCOS B43508-type}$
$L_{cp}^{n} = L_{cn} = L_{h3}$	Iron Powder Core 2 x T184-14, $N = 59$ turns
	200 µH
$C_{\rm F}, C_{\rm S}$	$1 \mu\text{F}/275 \text{V}_{AC}$, MKP X2, Arcotronics
C_{o}	2.2 mF/400 V, Felsic CO 39 A728848
$L_{\rm DC}$	2.25 mH, Iron core 2 x UI60a
$D_1 - D_6$	$35 \mathrm{A}/1600 \mathrm{V}$, 36MT160, Vishay



Fig. 9: Powerboard consisting of current sensors, inductors, half-bridge stage, bidirectional switches and input filter.

device by $\approx 30\%$, which is however only 2 - 3% of the total system losses, which does not outweigh the unfavorable additional expense of increasing cost per active component.

The passive three-phase rectifier has to be configured such to allow a maximum total harmonic distortion of input currents of approximately 45% at nominal load (10 kW) (B6-THD_i - standalone operation). The required DC-side smoothing inductance ($L_{\rm DC}$) therefore results in 2.25 mH. As no high-frequency common mode at the output of the system is expected a relatively large output capacitor of 2x2.2 mF in series is chosen.

The current injection laboratory prototype mainly consists of two different boards - controller- and power board. The controller board (cf., Fig. 8) contains measurement circuits, auxiliary power supply, DSP control unit (TI 320F2808), additional hardware as e.g. zero crossing detection of mains line-to-line voltages and bidirectional switch controller (Lattice CPLD -MachXO 2280). Except for the digital signal processor (which is located at the bottom of the control board) all remaining parts are mainly placed top-side of the board. Gate drives of SiC-MOSFETs and IGBTs are spotted on separate plug-in boards (one board for each half-bridge stage and one additional board for bidirectional switches $S_{i,ab}$). The circuits are located in between control and power board in order to minimize the total volume of the cell and reduce parasitic inductance between gate drive circuit, appropriate switches and DC-link electrolytic capacitor bank (C_{cp} and C_{cn}). The power board, which is depicted in Fig. 9, includes main power components as forced



Fig. 10: Losses of the three-phase rectifier system for $230\,V_{\rm rms}/50\,{\rm Hz}$ a switching frequency of $72\,{\rm kHz}$ and $10\,{\rm kW}$ output power. (a) Apportioned losses by stage and/or passive components. (b) Pie chart which illustrates loss-distribution of passive system and active upgrade.

convection cooling system, IGBTs, SiC-MOSFETs, input filter, current sensors, inductors, electrolytic capacitors and additional hardware which is required for start-up operation of the system. Calculated system losses at nominal load ($P_{\rm N} = 10 \, \rm kW$) are depicted in **Fig. 10**. As can be seen, the highest losses of all included parts are drawn by the DC-side choke ($\approx 50 \, \rm W$) and the passive three-phase rectifier ($\approx 40 \, \rm W$), which have to transfer the main part of the active power. The injection cell only has to process $\approx 6 \, \% P_{\rm o}$ which obviously results in very low losses of the optional configuration related to the nominal power $P_{\rm N}$. As can be seen in **Fig. 10**, losses are evenly distributed over both circuits (passive circuit/active circuit - $\approx 50 \, \%/50 \, \%$, respectively). The total system losses are therefore, calculated to 209 W which results in an expected system efficiency $\eta_{\rm calc}$ of 97.95 %.

The performed loss calculation, allows the design of the forced convection (air) cooling system. The chosen air cooled heatsink should serve as loss dissipating surface for SiC-MOSFETs (half-bridges) and IGBTs (bidirectional switches). According to [26] a cooling system performance index (CSPI)

$$CSPI = \frac{1}{R_{\rm th,hs}V_{\rm hs}}$$
(18)

has been introduced in order to generally allow a comparison of different cooling system technologies. A forced convection air cooled heatsink typically results in a CSPI between $5 - 12 \frac{W}{K \cdot dm^3}$. The CSPI of the chosen LAM4K (150 mm) air cooled system, as depicted in **Fig. 9**, has been evaluated to $9 \frac{W}{K \cdot dm^3}$. Considering active switch component losses as illustrated in **Fig. 10**, the maximum heatsink temperature $T_{\rm hs}$ results in

$$T_{\rm hs} = T_{\rm amb} + \frac{P_{\rm sys} \left(\eta_{\rm HB+BiSw}^{-1} - 1 \right)}{V_{\rm hs} \cdot \text{CSPI}} \approx 54^{\circ}\text{C}.$$
 (19)

Therefore, the cooling system would still allow an additional decrease of volume for the given active rectifier topology.

The fully assembled prototype (controller board, power board and gate drive boards) is shown in Fig. 11(a). Measurement



Fig. 11: (a) Assembled 10 kW laboratory prototype. (b) Mains currents $i_{\rm N1} - i_{\rm N3}$ and mains voltage $v_{\rm N1}$ for 400 V_{LL,rms} input voltage with implemented P-type controller without feedforward currents results in THD_i = 3.6 % and $\lambda = 0.999$. (b) Mains currents $i_{\rm N1} - i_{\rm N3}$ and mains voltage $v_{\rm N1}$ for 95 V_{LL,rms} input voltage with implemented PI-type controller without feedforward currents results in THD_i = 1.8 %, $\lambda = 0.999$.

results of the 10 kW/72 kHz laboratory prototype are depicted in **Fig. 11(b)** and **Fig. 11(c)**. **Fig. 11(b)** shows input currents $i_{\text{N1}} - i_{\text{N3}}$ and mains voltage v_{N1} for $230 \text{ V}_{\text{LL,rms}}$ input voltage with an implemented P-type controller without feedforward currents $i_{\rm L}$ and $i_{\rm h3}$. Nevertheless, input current distortions of THD_i = 3.9% could be observed. The power factor λ was measured by 0.999. Furthermore, a system efficiency $\eta_{\rm meas}$ of 97.7% has been measured. Heatsink temperature after 20 min of operation at 10 kW has resulted in 56 °C and injection choke inductance temperature of 87 °C has been measured.

In order to, verify if input current waveforms could be further improved (by utilizing a PI-type controller) a PI-type controller has been implemented for test purpose for $55\,V_{\rm LL,rms}$ mains voltages (cf., Fig. 11(c)) and resulted in a $THD_i=1.8\,\%.$ Therefore, a PI controller should also be considered and implemented for $230\,V_{\rm LL,rms}$ mains to improve THD_i of mains currents.

VI. CONCLUSION

Upgrading a simple three-phase passive rectifier by an optional cell (employing two half-bridge stages) based on the third harmonic injection principle has been basically discussed and analyzed in this work. Drawbacks (sensitive to unbalanced mains voltages, minimum switching frequency required etc.) and advantages (optional upgrade, no high-frequency CM voltage, low harmonic input currents, high power factor, improved efficiency, etc.) are mentioned, illustrated and demonstrated by an implemented 10 kW/72 kHz laboratory prototype. It is shown, that due to the implementation of a simple P-type controller and neglecting feedforward currents $i_{\rm L}$ and $i_{\rm h3}$, a $\mathrm{THD}_{\mathrm{i}}$ of < 4% can be achieved (values < 2% can be expected if a PI-type controller is implemented). A power factor λ of 0.999 could be observed, and despite an applied switching frequency of 72 kHz, an efficiency of the total system (B6 + injection cell) close to 98 % ($\eta_{\text{meas}} = 97.7$ %) could be measured, which is very well fitting with performed loss calculations.

REFERENCES

- R. Bosshard and J.W. Kolar, *Fundamentals and Multi-Objective Design* of Inductive Power Transfer Systems, Tutorial at the 30th Applied Power Electronics Conference and Exposition (APEC 2015), Charlotte, NC, USA, March 15-19, 1st edition, 2005.
- [2] J.W. Kolar and F.C Zach, "A Novel Three-Phase Three-Switch Three-Level Pwm Rectifier," in *Proceedings of the Conference for Power Electronics, Intelligent Motion, Power Quality (PCIM)*, Nuernberg, Germany, June 28-30 1994, pp. 125–138.
- [3] B.M. Bird, J.F. Marsh, and P.R. McLellan, "Harmonic Reduction in Multiplex Convertors by Triple-Frequency Current Injection," *Proceedings* of the Institution of Electrical Engineers, vol. 116, no. 10, pp. 1730–1734, 1969.
- [4] J.F. Baird and J. Arrilaga, "Harmonic Reduction in DC-Ripple Reinjection," *Proceedings of the IEE Generation, Transmission and Distribution*, vol. 127, no. 5, pp. 294–303, 1980.
- [5] W.B. Lawrance and W. Mielczarski, "Harmonic Current Reduction in a Three-Phase Diode Bridge Rectifier," *IEEE Transactions on Industrial Electronics*, vol. 39, no. 6, pp. 571–576, 1992.
- [6] S. Kim, P. Enjeti, P. Packebush, and I. Pitel, "A New Approach to Improve Power Factor and Reduce Harmonics in a Three Phase Diode Rectifier Type Utility Interface," in *Conference Record of the IEEE Industry Applications Society Annual Meeting*, 1993, pp. 993–1000.
- [7] P. Pejovic and Z. Janda, "An Improved Current Injection Network for Three-Phase High-Power-Factor Rectifiers that Apply the Third Harmonic Current Injection," *IEEE Transactions on Industrial Electronics*, vol. 47, no. 2, pp. 497–499, 2000.

- [8] P. Pejovic, P. Bozovic, and I. Pavlovic, "A Novel Magnetic Device for Current Injection Based Three-Phase Low-Harmonic Rectifiers that Integrates the Current Injection Device and the Inductor," in *Proceedings* of the third IET International Conference on Power Electronics, Machines and Drives, 2006, pp. 80–84.
- [9] N. Mohan, M. Rastogi, and R. Naik, "Analysis of a New Power Electronics Interface with Approximately Sinusoidal 3-Phase Utility Currents and a Regulated DC Output," *IEEE Transactions on Power Delivery*, vol. 8, no. 2, pp. 540–546, 1993.
- [10] S. Kim, P. Enjeti, D. Rendusara, and I.J. Pitel, "A New Method to Improve THD and Reduce Harmonics Generated by a Three-Phase Diode Rectifier Type Utility Interface," in *Conference Record of the IEEE Industry Applications Society Annual Meeting*, 1994, pp. 1071–1077.
- [11] L.R. Chaar, N. Mohan, and Christopher P. Henze, "Sinusoidal Current Rectification in a Very Wide Range Three-Phase AC Input to a Regulated DC Output," in *Proceedings of the Conference Record of the 1995 Thirtieth IEEE Industry Applications Conference (IAS) Annual Meeting*, 1995, vol. 3, pp. 2341–2347.
- [12] M. Rastogi, N. Mohan, and Christopher P. Henze, "Three-Phase Sinusoidal Current Rectifier with Zero-Current Switching," *IEEE Transactions on Power Electronics*, vol. 10, no. 6, pp. 753–759, 1995.
- [13] P. Pejovic, "A Novel Low-Harmonic Three-Phase Rectifier," IEEE Transactions on Circuits and Systems, vol. 49, no. 7, pp. 955–965, 2002.
- [14] J.C. Salmon, "Operating a Three-Phase Diode Rectifier with a Low-Input Current Distortion Using a Series-Connected Dual Boost Converter," *IEEE Transactions on Power Electronics*, vol. 11, no. 4, pp. 592–603, 1996.
- [15] M. Hartmann and R. Fehringer, "Active Three-Phase Rectifier System Using a "Flying" Converter Cell," in *Proceedings of the International Energy Conference and Exhibition (ENERGYCON)*, 2012, pp. 82–89.
- [16] T.B. Soeiro, T. Friedli, and J.W. Kolar, "Swiss Rectifier A Novel Three-Phase Buck-Type PFC Topology for Electric Vehicle Battery Charging," in *Proceedings of the Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2012, pp. 2617–2624.
- [17] P. Cortes, M.F. Vancu, and J.W. Kolar, "Swiss Rectifier Output Voltage Control with Inner Loop Power Flow Programming (PFP)," in *Proceedings* of the 14th Workshop on Control and Modeling for Power Electronics (COMPEL), 2013, pp. 1–8.
- [18] X. Du, L. Zhou, H. Lu, and H.-M. Tai, "DC Link Active Power Filter for Three-Phase Diode Rectifier," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 3, pp. 1430–1442, 2012.
- [19] M. Makoschitz, M. Hartmann, H. Ertl, and R. Fehringer, "Analysis of a New Third Harmonic Injection Active Rectifier Topology Based on an NPC Three-Level Converter Cell," in *Proceedings of the Conference for Power Electronics, Intelligent Motion, Power Quality (PCIM)*, Nuernberg, Germany, May 14-16 2013, pp. 1133–1140.
- [20] L. Schrittwieser, J.W. Kolar, and T.B. Soeiro, "Novel Modulation Concept of the SWISS Rectifier Preventing Input Current Distortions at Sector Boundaries," in *in Proceedings of the Sixteenth IEEE Workshop on Control* and Modeling for Power Electronics (COMPEL), 2015, pp. 1–8.
- [21] IEEE Std 519-1992, IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems, New York, NY: IEEE, 1992.
- [22] EC61000-3-2, Electromagnetic compatibility (EMC) Part 3-2: Limits for harmonic current emissions (equipment up to and including 16 A per phase), published by the International Electrotechnical Commission (IEC), 2000.
- [23] M. Makoschitz, H. Ertl, and M. Hartmann, "A Passive Three-Phase Rectifier Enhanced by a DC-Side High Switching Frequency Add-On SiC-Converter Stage for Unity Power Factor Applications," in *Proceedings of* the 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe), 2015, pp. 1–8.
- [24] M. Makoschitz, M. Hartmann, H. Ertl, and R. Fehringer, "DC Voltage Balancing of Flying Converter Cell," in *Proceedings of the Energy Conversion Congress and Exposition (ECCE)*, 2014, pp. 4071–4078.
- [25] M. Makoschitz, M. Hartmanny, and H. Ertl, "Effects of Unbalanced Mains Voltage Conditions on Three-Phase Hybrid Rectifiers Employing Third Harmonic Injection," in *Proceedings of the IEEE International Symposium* on Smart Electric Distribution Systems and Technologies (EDST), 2015, pp. 417–424.
- [26] U. Drofenik and J. W. Kolar, "Thermal Power Density Barriers of Converter Systems," in *Proceedings of the 5th International Conference* on Integrated Power Systems (CIPS), 2008, pp. 1–5.