# Control Loop Design for Closed-Loop Class-D Amplifiers with 4<sup>th</sup> Order Output Filter

Franz Maislinger<sup>1</sup>, Hans Ertl<sup>1</sup>, Goran Stojcic<sup>2</sup>, Florian Holzner<sup>2</sup>

- <sup>1</sup> TU Wien, Institute of Energy Systems and Electrical Drives, Power Electronics Section, Gusshausstrasse 27-29, A-1040 Wien, Vienna, Austria
- <sup>2</sup> Bernecker+Rainer Industrie-Elektronik Ges.m.b.H, B&R Strasse 1, 5142 Eggelsberg, Austria

Email: franz.maislinger@tuwien.ac.at

# Abstract

The paper presents a control scheme for a high bandwidth class-D power amplifier with two-stage LC output filter. The amplifier's output voltage is controlled using a simple PI-type controller with added single or double capacitor filter current feedback. With the proposed design principle a well-damped dynamic response of the total system (e.g., Butterworth or Bessel) can be achieved without any additional passive damping, whereas the large-signal frequency response is still defined by the intrinsic cut-off frequencies of the LC filter. The paper reports the control loop design analytically analyzing also the design space of the LC filter, the PI-control and the current feedback parameters. System verification is performed by digital simulation including also load variations. Finally, the principle is tested by implementation of a 1 kW/±200 V laboratory amplifier prototype based on a GaN-MOSFET halfbridge operated at a rather high switching frequency of 200 kHz.

## 1. Introduction

Class-D power amplifiers today are used in many applications like, e.g. audio power systems, AC power sources for testing power electronic equipment or for experimental research [1]. In general, such amplifiers are implemented using a pulse width modulator (PWM), a switch-mode power stage and a reactance filter to suppress the switching frequency noise. In the simplest case the system is operated in open-loop mode resulting in the fact that the amplifier's frequency response is defined dominantly by the LC output filter characteristic ("intrinsic" frequency response), as a "natural" PWM in the idealized case

does not show any phase lag [2]. Open-loop class-D amplifiers (as illustrated in Fig. 1), however, show the drawback that (i) DC link supply voltage fluctuations and ripple, (ii) switching stage timing errors, interlock delay and onstate voltage drops as well as (iii) filter nonidealities result in output voltage distortion. Furthermore, the damping/pole placement of the LC output filter has to be performed by additional dissipative damping paths (e.g. RC- or RL-snubbers) or, alternatively, by an ohmic load (which, however, often is not given in real systems). All disadvantages mentioned can be efficiently reduced, if closed-loop control is applied.

Several control schemes have been proposed for switching amplifiers with a single-stage [3], or a two-stage LC output filter [4]. In this paper, a control concept is proposed based on a simple PI-type controller supported by filter capacitor current feedbacks for a two-stage LC filter. The two-stage LC output filter is used to obtain a high output voltage bandwidth but also achieve sufficient attenuation of the switching frequency harmonics [4].



Fig. 1 Basic open-loop class-D amplifier with a twostage *LC* output filter.

Here, a bandwidth of 10 kHz and a noise level according to EN55011 class-A is aspired. In Section 2, it is illustrated that a specific design procedure finally results in a closed-loop frequency response showing cut-off frequencies being identically to those physically defined by the LC filter, but achieving a well-damped transient behavior like Butterworth or Bessel response actively damping avoiding any dissipative elements. Analyzing the design space of the system, it is further demonstrated that observing some constraints also the feedback of a single filter capacitor current  $(i_{cl})$  is sufficient to achieve the aspired behavior. In Section 3, the proposed dimensioning scheme is verified by simulations and also by a  $1 \, \text{kW/\pm} 200 \, \text{V}$  amplifier prototype based on GaN half-bridge topology operated at a switching frequency of  $f_s = 200$  kHz.

# 2. Control Scheme

In this paper, an amplifier with a two-stage LCoutput filter is considered. In contrast to a singlestage filter, the inclusion of a second filter-stage leads to an increase of the attenuation of high frequency harmonics, without reducing the filter dynamics significantly. The resulting filter resonances are actively damped by filter capacitor current feedbacks ( $i_{c1}$  and  $i_{c2}$ ) as depicted in Fig. 2. Here, the converter power stage block (including "natural PWM") has an assumed transfer function of gain v = 1. The feedback gains  $k_1$  and  $k_2$  can be adjusted to obtain a desired behavior of the filter. Without active damping, a single voltage control loop does not achieve sufficient damping of the two filter stages under no load conditions and the filter resonances would have to be damped by additional passive elements.

The transfer function in terms of the output voltage  $u_a$  to the converter input voltage  $u_i$  can be written as a general system of 4<sup>th</sup>-order, like



Fig. 2: Active damping concept of the amplifier by feedback of the capacitor currents  $i_{cl}$  and  $i_{c2}$ .

$$G(s) = \frac{U_a(s)}{U_i(s)} = \frac{1}{as^4 + bs^3 + cs^2 + ds + 1}.$$
 (1)

The coefficients a, b, c and d for double capacitor current feedbacks ( $i_{c1}$  and  $i_{c2}$ ) are listed in second column of Table 1.

Despite active damping the system of Fig. 2 still suffers from the distortions mentioned in Section 1. To avoid these disadvantages the system according to Fig. 3 is extended to closed-loop operation by a PI- controller  $R(s) = V_I (1+sT_I)/s$ , resulting in a closed-loop transfer function of

$$T_{ry} = \frac{U_a(s)}{U_a^*(s)} = \frac{R(s)G(s)}{1 + R(s)G(s)}$$
  
=  $\frac{1 + sT_I}{a\frac{s^5}{V_I} + b\frac{s^4}{V_I} + c\frac{s^3}{V_I} + d\frac{s^2}{V_I} + (T_I + \frac{1}{V_I})s + 1}$ , (2)

where  $V_I$  and  $T_I$  are the controller parameters. Equation (2) now can be rewritten to

$$T_{ry} = \frac{(1+sT_I)}{(A(sT)^4 + B(sT)^3 + C(sT)^2 + D(sT) + 1)(1+sT_I)}.$$
(3)

Allowing the reduction of the term  $(1+sT_I)$  we finally receive again a 4<sup>th</sup>-order roll-of (as defined by the *LC* filter) also for closed-loop operation. (Remark: Actually the system has five storage elements.) In (3), the time constant *T* reflects the desired system dynamic and *A*, *B*, *C* and *D* are the coefficients for Butterworth and Bessel behavior listed in column 3 & 4 of Table 1. A comparison of the denominator coefficients of (2) and (3) by *s*, yields to

$$a = V_I A T_I T^4, \qquad b = V_I (A T^4 + B T^3 T_I), c = V_I (B T^3 + C T^2 T_I), \qquad d = V_I (C T^2 + D T_I T), V_I = 1/(DT). \qquad (4)$$



Fig. 3: Proposed closed-loop control concept using a PI-type controller for output voltage control employing additional feedback of the capacitor currents  $i_{c1}$  and  $i_{c2}$ .

Hence, the proposed control scheme results in an amplifier frequency response showing cut-off frequencies being identically to those physically defined by the LC filter, however, achieving a well damped transient behavior in closed-loop operation. In particular, Butterworth or Bessel response can be achieved for the closed-loop amplifier, avoiding any resistive damping elements. As a consequence, no additional losses of passive damping occur and a limitation of a maximum overshoot of 12% for the system at no-load operation is obtained (as will be shown in Fig. 8).

### 2.1. Design Criterions

The obtained system of equations (4) is now the starting point for further considerations about the design space of a two-stage LC output filter with a double active damping, where the controller and filter parameters have to fulfill the following constraints:

For the amplifier, given specifications of a high bandwidth of the output voltage but also a sufficient attenuation of the switching frequency harmonics should be met. Therefore, the standard for conducted emission levels according to IEC/EN 55011 class-A is considered here, which implicates that in the frequency domain of  $150 \, \text{kHz}$  to  $500 \, \text{kHz}$  the output voltage noise has to be lower than  $79 \, \text{dB} \mu \text{V}$ .

The suppression of the switching noise is defined by the LC-products of the filter-stages. A second dimensioning issue is given by the characteristic impedances

$$Z_0 = \sqrt{L/C}$$

of the filter stages. The impedance of the first LC stage should be rather high, because  $L_1$  determines the switching current ripple. On the other hand a low  $Z_0$  (i.e.  $L_2$ ) of the second stage is required to guarantee low voltage drop in case of load current transients. Hence,  $L_1$  has to be selected

as a trade-off between current ripple, inductor losses and inductor volume [5]. A low value of  $L_1$  would result in a more compact inductor but also in a high current ripple. Here, it is assumed that the maximum peak-to-peak current ripple is not higher than the effective maximum load current of  $I_{N,max} = 5$  A. This value was selected as a compromise between inductor size and additional AC losses (coil winding and core as well as MOSFET on-state losses). For a switching frequency of  $f_S = 200$  kHz and a DC supply of  $U_{DC+} = 200$  V a minimum value of

$$L_{1,\min} = \frac{U_{DC+} \,\delta}{\Delta i_{\max} f_S} = \frac{1}{2} \frac{U_{DC+}}{I_{N,\max} f_S} = 100 \,\mu H \,, \tag{5}$$

is given considering the worst-case duty cycle of  $\delta = 1/2$ . Selecting  $C_I = 1 \,\mu\text{F}$ , a first stage cut-off frequency of  $16 \,\text{kHz}$  results and hence a sufficient bandwidth of at least  $10 \,\text{kHz}$  for the total system amplifier is feasible.

As a design specification, the second filter-stage inductor is limited to  $L_{2,max} \leq L_{1,min}/2$ . This value was selected to ensure a small volume of the total amplifier, as well as the desired small output impedance. In a similar way, considering the output voltage dynamics and output impedance of the amplifier, the filter capacitor of the second filter-stage has to be at least in the range of  $C_{l}$ . On the other hand, for limiting the reactive filter capacitor currents at high output frequencies the maximum value of  $C_2$  is defined as  $C_{2,max} = 5 \,\mu\text{F}$ . This specification guarantees a theoretical output voltage with full amplitude at an operating frequency of 3 kHz without exceeding the maximum allowable transistor currents of the used GaN-MOSFETs (Transphorm TPH3206P/N).

It has to be noted, that the inductance of  $L_1$  also defines the di/dt-rates. Due to the capacitor current feedback damping principle also the switching ripple is fed back to the modulator input (cf. Fig. 3, PWM input voltage  $u_i$ ) amplified by the feedback gain  $k_1$ . This may result in unwanted sli-

Table 1: Parameter values of the closed loop function for single and double active damping scheme without load, as well as the coefficients for Butterworth and Bessel behavior.

Single active damping	Double active damping	Butterworth (4 <sup>th</sup> )	Bessel (4 <sup>th</sup> order)
$a = C_1 C_2 L_1 L_2$	$a = C_1 C_2 L_1 L_2$	A = 1	<i>A</i> = 0.0095
$b = C_1 C_2 L_2 k_1$	$b = C_1 C_2 L_2 k_1$	<i>B</i> = 2.6132	B = 0.0952
$c = C_1 L_1 + C_2 L_1 + C_2 L_2$	$c = C_1 L_1 + C_2 L_1 + C_2 L_2$	<i>C</i> = 3.4143	<i>C</i> = 0.4286
$d = C_l k_l$	$d = C_1 k_1 + C_2 k_2$	<i>D</i> = 2.6132	D = 1

ding-mode effects of the modulator, i.e., multiple switching instants within one basic PWM cycle  $1/f_S$  if the du/dt rate at the P-input of the PWM comparator exceeds the slope of the triangle carrier [6],[7]. The maximum du/dt at the comparator's P-input calculates to

$$\frac{du_i}{dt}\Big|_{\max} = k_1 \frac{d\dot{l}_{c1}}{dt}\Big|_{\max} = k_1 \frac{+U_{DC} - (-U_{DC})}{L_1} = k_1 \frac{2U_{DC}}{L_1}$$

whereas the fixed slew rate of the triangle generator is given by

$$\frac{du_{\Delta}}{dt} = \frac{2U_{DC}}{T_s/2} = 4U_{DC}f_s$$

Therefore, to avoid any sliding-mode conditions,  $du_{\Delta}/dt > (k_1 di_{c1}/dt)|_{max}$  must be valid leading to an upper limit of the feedback gain of

$$k_1 \le 2L_1 f_s = 40 \,\mathrm{V/A}$$
 (6)

The output filter design in addition should be implemented regarding minimal volume and losses. In the following, therefore, a design space consideration concerning filter components for an amplifier using a double actively damped LC filter is performed.

#### 2.2. Double Active Damped Amplifier

Here, the control concept of the amplifier is based on the PI-controller and two capacitor current feedback paths  $k_1$ ,  $k_2$  as illustrated in Fig. 3.

Assuming that  $C_I$  and  $L_I$  are specified in respective to the constraints mentioned above  $(100 \,\mu\text{H}/1 \,\mu\text{F})$ , the system of equations (4) can be solved explicitly for a desired time constant *T* and a filter inductance  $L_2$ . After inserting the parameters according to Table 1, the five unknown parameters of (4), i.e.  $C_2$ ,  $k_I$ ,  $k_2$ ,  $T_I$  and  $V_I$  can be determined to

$$V_{I} = \frac{1}{DT}, \qquad T_{I} = \frac{(BT^{2} - C_{1}DL_{1})C_{1}L_{1}L_{2}}{T(AL_{1}T^{2} + AL_{2}T^{2} - C_{1}CL_{1}L_{2})},$$
  

$$k_{1} = \frac{(AT + BT_{I})L1}{T_{I}AT}, \qquad C_{2} = \frac{AT^{3}T_{I}}{C_{1}DL_{1}L_{2}}, \qquad (7)$$

$$k_{2} = \frac{(ACT^{2}T_{I} + ADTT_{I}^{2} - BC_{1}DL_{1}T_{I} - AC_{1}DL_{1}T)C_{1}L_{1}L_{2}}{A^{2}T_{I}^{2}T^{4}}$$

As illustrated in Figs. 4, 5 depending on the parameters (T,  $L_1$ ,  $C_1$ ,  $L_2$ ), a design space for  $C_2$  can be obtained, which indicates the realizable ranges of the second filter-stage capacitor. The plotted curves describe the physical and the specified limits for a given combination of T and  $L_2$ . The arrowheads point in the region where the



Fig. 4 Design space of the double active damped filter for Butterworth characteristic. The first filter-stage is configured to  $L_I = 100 \mu$ H,  $C_I = 1 \mu$ F. The arrowheads indicate the area where the requirements can be met.



Fig. 5 Design space of double active damped filter for Bessel characteristic. The first filter-stage is configured to  $L_I$ = 100µH,  $C_I$  = 1µF. The arrowheads indicate the area where the requirements can be met.

respective criterion is satisfied. As can be observed from (7), for certain parameter sets Tand  $L_2$ , the control parameter  $T_I$  gets infinite or negative (which implicates that  $C_2$  would be negative). Therefore, the values of  $C_2$  in the design spaces are set to zero. The EMI norm defines the minimum value of T at which the EN55011 class-A standard is satisfied. By inserting  $T_l$  of equation (7) in  $k_l$ , maximum values of  $L_2(T)$  can be calculated which implicates that (6) is fulfilled. This is represented by the sliding border in Figs. 4, 5. The hatched areas represent the design spaces where all design criterions listed above are fulfilled. The intersection of the hatched areas leads now to a small but existent value range for the output filter parameters

Double active damped		Single active damped	
Butterworth	Bessel	Butterworth	Bessel
$C_l = 1 \mu\text{F}$	$C_l = 1 \mu\text{F}$	$C_I = 1 \mu\text{F}$	$C_I = 1 \mu\text{F}$
$L_I = 100 \mu\text{H}$	$L_I = 100 \mu\mathrm{H}$	$L_I = 100 \mu\text{H}$	$L_I = 100 \mu\text{H}$
$C_2 = 1.47 \mu\text{F}$	$C_2 = 1.47 \mu\text{F}$	$C_2 = 1.88 \mu\text{F}$	$C_2 = 2.41 \mu\text{F}$
$L_2 = 25 \mu\mathrm{H}$	$L_2 = 25 \mu\mathrm{H}$	$L_2 = 25 \mu\mathrm{H}$	$L_2 = 25 \mu\mathrm{H}$
$V_I = 5.17 \text{e}4$	$V_I = 3.55 \text{e}4$	$V_I = 4.98e4$	$V_I = 3.42e4$
$T_I = 23.7  \mu s$	$T_I = 17.2 \mu s$	$T_I = 27.6  \mu s$	$T_I = 25.6  \mu s$
$k_1 = 39.5  \text{V/A}$	$k_1 = 39.9  \mathrm{V/A}$	$k_l = 37.6  \text{V/A}$	$k_l = 38.1  \text{V/A}$
$k_2 = -4.16 \mathrm{V/A}$	$k_2 = -8.1  \mathrm{V/A}$		

**Table 2:** Two-stage *LC* output filter and controller values used for the simulations.

 $(L_1 - C_2)$ , where both characteristics (Butterworth and Bessel) can be obtained, only by adjusting the controller as well as the active damping parameters of the system (see Table 2).

#### 2.3. Single Active Damped Amplifier

For specific parameter sets  $(L_1 - C_2)$  also a single path active damping is sufficient to achieve Butterworth or Bessel response (see Fig. 6). The advantage is that (i) only a single capacitor current sensor is required and (ii) that an amplifier output current which possibly showing switching frequency components of the fed load (e.g., a tested switch-mode power supply or converter) does not directly affect the amplifier's PWM stage potentially leading to effects similar to the mentioned sliding-mode operation.

The coefficients a, b, c and d of equation (1) for single capacitor current feedback  $(i_{cl})$  are listed in Table 1. Assuming that  $L_I$ ,  $C_I$  are specified initially, the system of equations (4) again can be solved explicitly for a desired time constant T. After insertion of the parameters according to Table 1, the five unknown parameters  $L_2$ ,  $C_2$ ,  $k_I$ ,  $T_I$  and  $V_I$  can be determined for the single-path



Fig. 6: Proposed closed-loop control concept using a PI-type controller for output voltage control employing additional feedback of the capacitor current  $i_{cl}$ .

damped system to  

$$V_{I} = 1/(DT),$$

$$T_{I} = \frac{(BC_{1}DL_{1}) - ACT^{2}}{T_{I}AT}$$

$$+ \frac{\sqrt{4A^{2}C_{1}D^{2}L_{1}T^{2} + A^{2}C^{2}T^{4} + B^{2}C_{1}^{2}D^{2} - 2ABC_{1}CDL_{1}T^{2}}}{T_{I}AT},$$

$$L_{2} = \frac{AT^{3}T_{I}L_{1}}{BC_{1}L_{1}T^{2} + C_{1}CL_{1}TT_{I} - AT^{3}T_{I} - C_{1}^{2}DL_{1}^{2}},$$

$$k_{1} = \frac{(AT + BT_{I})L1}{T_{I}AT}, \quad C_{2} = \frac{AT^{3}T_{I}}{C_{1}DL_{1}L_{2}}.$$
(8)

For the specified design range of  $(L_1, C_1, T)$  only positive values for the control parameter  $T_I$  and the filter inductor  $L_2$  are obtained. In contrast to the double-path actively damped amplifier and as a consequence of a now missing degree of freedom  $k_2$ , inductance  $L_2$  depends on the desired time constant T and on the values  $(L_1, C_1)$  of the first filter-stage.

Nevertheless, for each characteristic a design space fulfilling all the criterions listed above can be found. Corresponding parameter values for implementing the single active damped amplifier are given in Table 2.

## 3. Simulation - Experimental Results

The proposed class-D amplifier with double-path active filter damping has to be verified by simulations using GeckoCIRCUITS [8] according the parameters specified in Table 2. The simulation model includes also the pulse width modulation based on a bridge-leg with an interlock-delay of 100 ns ( $f_S = 200 \text{ kHz}$ ). A comparison of the analytical (as specified by (2)) to



Fig. 7 Simulated transfer function of reference voltage  $u_a^*$  to output voltage  $u_a$  for the double active damped amplifier for a purely resistive nominal load of  $40 \Omega$ . The parameter values are taken from Table 2.

the simulated closed-loop transfer functions is depicted in in Fig. 7. It can be observed that for Butterworth-dimensioning the aspired -3 dBbandwidth of 10 kHz is achieved and that the standard IEC/EN 55011 class-A noise level is fulfilled (also for no-load operation). The step responses under different load conditions are given in Fig. 8 demonstrating the good reference tracking capabilities of both filter characteristics. Small deviations in comparison to the ideal behavior identified mainly originating from the interlock-delay distortions. A gate-driver optimization striving for interlock-delay as small as possible, therefore, it is highly recommended. Remark: Basically these distortions (as well as on-state voltage drops of the MOSFETs) in principle are already attenuated due to the closed-loop operation where the control-loop "surrounds" the imperfect switching device. It has to be con-sidered, however, that the extra loopgain added by the PI-controller is not very high, limiting the distortion reduction.

For verifying the simulation results a laboratory prototype class-D amplifier according to the specifications listed above has been designed as a double-path active damping system, where Butterworth as well as Bessel behavior can be implemented (see Fig. 9). Inductors  $L_1$  and  $L_2$  are manufactured using toroidal iron powder cores (Sendust,  $L_1$ : Ø35.81 mm, 43 turns,  $L_2$ : Ø20.3 mm, 20 turns) leading to rather low AC and core losses as well as a high saturation current limit (in comparison to ferrite materials) resulting in a peak overcurrent capability of about 1:3.



Fig. 8 Output voltage step responses for the double active damped amplifier (digital simulation using GeckoCIRCUITS). t = 0.1 ms: no-load reference step response; t = 0.4 ms: load step response; t = 1.3 ms step response under nominal load of  $40 \Omega$ .

The coils are formed as single layer windings for minimizing proximity effect using standard copper wire. For the filter MLCC ceramic capacitors (Arcshield X7R, 500V) are used which can easily handle the switching frequency ripple. Such capacitors are further used for supporting the DC link electrolytic capacitors. Due to the basic characteristic of all class-D amplifiers, that the switching frequency in practical systems has to be typically 10 to 20 times as high as the aspired amplifier bandwidth, right from the start GaN-MOSFETs are planned to be used. Due to their standard TO220 case with rather good cooling possibility TPH3206P/N by Transphorm has been chosen to achieve a prospective switching frequency of  $f_S = 200 \,\mathrm{kHz}$  with not to high switching losses and good efficiency [9],[10]. Due "quasi-active" their freewheeling diode to behavior, GaN transistors can be ideally used in bridge-leg structures where conventional MOSFETs suffer from poor diode recovery. Remark: During the implementation and testing process the fear, however that the TO220 case is not perfectly suited for ultrahigh switching-speed semiconductors has proved true. To minimize voltage ringing the commutation loop inductance has to be at least minimized by bypass MLCC capacitors routed as close as possible to the MOSFETs. The advantage of this GaN type is that as result of its cascade structure (normallyon GaN chip in series to a low-voltage Si-MOSFET) the gate drive is comparatively simple, except very high du/dt rates of the high-side driver.



Fig. 9 Laboratory prototype of the double active damped amplifier.

Consequently, a Si82394 isolator/driver is used for the bridge leg which features fully isolation and includes also a programmable interlockdelay, adjusted here to 100 ns. The power supply of the high-side stage is performed by bootstrap/ charge pump. The entire control is implemented in analog circuitry using fast OP-amps and comparators giving the mentioned advantage of almost zero PWM phase delay (natural trianglecarrier based PWM). The capacitor current sensing is performed by proper designed passive current transformers inherently giving isolation of power and control stage.

Measurement results of the prototype for sinusoidal 700 Hz-reference voltage under load ( $40 \Omega$  and 5 mH in series) are given in Fig. 10. Output voltage and current show the expected sinusoidal shape. For current amplitudes however being higher than the ripple amplitude in  $L_I$ , small distortions can be observed (red circle) originating from PWM distortions caused by the interlock-delay at points where  $i_{LI}$  gets zero within the interlock interval. Consequently, the interlock-delay should be minimized as low as possible. A further improvement may be a future improved gate drive stage using adaptive delay, or a cross-conduction detection today already implemented in some low-voltage DC/DC converter chips.

Figures 11,12 illustrate the prototypes voltage step responses for Butterworth/Bessel dimensioning. Neglecting all parasitic effects like comparator- and interlock-delay the analytical calculations predict a transient voltage overshoot of 11%/1% and a rise time of  $32\mu s/60\mu s$ . For the implemented class-D amplifier  $13.5\%/32\mu s$  has been measured for Butterworth response and  $5\%/65\mu s$  for Bessel response. Both character-

istics show excellent responses and a good coincidence to the idealized values.



Fig. 10 Measurement result of the output voltage under load of  $40 \Omega$  and 5 mH, tested by an operating frequency of 700 Hz and switching frequency of 200 kHz.



Fig. 11 Measured output voltage step response for the double active damped amplifier in Butterworth mode under no load (-40 V to 40 V).



Fig. 12 Measured output voltage step response for the double active damped amplifier in Bessel mode under no load (-30 V to 30 V).

# 4. Conclusion

In this work a control loop design for a class-D power amplifier with a two-stage LC output filter is analyzed. The basic idea of the proposed scheme is that the damping of the *LC* filter is not achieved by dissipative elements or by an ohmic load but implemented actively by filter capacitor current feedback. Furthermore, closed-loop control of the amplifier output voltage is obtained by an additional PI-controller for compensating parasitic effects like DC link variations, switching time errors, switch and filter non-idealities. By a specific parameter dimensioning the controlled system shows a transient/frequency response being identical to the physical limits (i.e., roll-off frequencies) of the LC filter but with a good dynamic behavior like, e.g., Butterworth or Bessel characteristic but in closed-loop operation featuring increased distortion reduction and DC link ripple rejection. Additionally, design space considerations are included for dimensioning of the LC filter elements fulfilling EMI, sliding-mode and realization boundaries. With this, as demonstrated, proper output voltage dynamic characteristic could be guaranteed also for singlepath capacitor current feedback leading to a practical implementation of lower effort. Based on the proposed concept a  $1 \, kW/\pm 200 \, V$  amplifier based on a half-bridge topology operating at a switching frequency of 200 kHz is designed. Simulation results identify an amplifier bandwidth of 10 kHz, where a switching noise rejection according to EN55011 class-A is maintained. The analyzed switch-mode amplifier is implemented as a laboratory hardware prototype system using 600 V GaN-MOSFETs and purely analog control. This actual system shows good output voltage performance, however, some minor voltage distortions resulting from MOSFET interlock-delay (as predicted by digital simulation) appear, which in fact are improved by the used closed-loop structure but not fully suppressed. In course of future research, diverse analog measures for improving the dead-time distortions like PWM feed-forward correction etc. are planned as well concerning observer-based as research implementation of active filter damping without current sensors.

#### References

- [1] R. Lohde and F. Fuchs, "Laboratory type PWM grid emulator for generating disturbed voltages for testing grid connected devices", in Proceedings of the 13th European Conference on Power Electronics and Applications (EPE), September 2009, pp. 1-9.
- [2] R. D. Middlebrook and S. Cuk: "Predicting Modulator Phase Lag in PWM Converter Feedback Loops", Proc. of Powercon 8 Conf., paper H-4, April 27-30, Dallas, 1981; included also in book Advances in Switched-Mode Power Conversion, Vol. I and II, pp. 254–250, TESLAco Corp., Irvine, CA, 1983.
- P. C. Loh, M. Newman, D. Zmood and D. Holmes, "A comparative analysis of multiloop voltage regulation strategies for single and three-phase UPS systems", *IEEE Transactions on Power Electronics*, vol. 18, no. 5, pp. 1176 – 1185, September 2003.
- [4] P. Cortes, D. O. Boillat, H. Ertl, and J. W. Kolar, "Comparative evaluation of multi-loop control schemes for a high-bandwidth AC power source with a two-stage LC output filter", *Proceedings of the International Conference on Renewable Energy Research and Applications (ICRERA 2012)*, Nagasaki, Japan, November 11-14, 2012.
- [5] D. Boillat, T. Friedli, J. Mühlethaler, J. W. Kolar and W. Hribernik, "Analysis of the design space of single-stage and two-stage LC output filters of switched-mode AC power sources", in Proceedings of the IEEE Power and Energy Conference at Illinois (PECI), Illinois, USA, February 24-25 2012.
- [6] V.I. Utkin, "Sliding mode control design principles and applications to electric drives", in *IEEE Transactions on Industrial Applications*, vol. 40, no 1, February 1993.
- [7] H. Guldemir "Sliding Mode Control of DC-DC Boost Converter", *Journal of Applies Sciences* 5 (3):588-592, 2005, Asian Network for Scientific Information, pp588-592.
- [8] Gecko-Research. [Online]. Available: http://www.gecko-research.com.
- [9] X. Huang, Q. Li., Z. Liu, and F. C. Lee, "Analytical loss model of high voltage GaN HEMT in cascade configuration", *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp.2208-2219, June 2013.
- [10] Z. Xu, W. Zhang, F. Wang, L. M. Tolbert and B. J. Blalock, "Investigation of 600 V GaN HEMTs for high efficiency and high temperature applications", *IEEE Applied Power Electronics Conference and Exposition (APEC)*, Fort Worth, April 2014, pp. 131-136.