Talks and Poster Presentations (with Proceedings-Entry):
M. Schoeberl, P. Puschner, R. Kirner:
"A Single-Path Chip-Multiprocessor System";
Talk: Software Technologies for Embedded and Ubiquitous Systems 7th IFIP WG 10.2 International Workshop, SEUS 2009,
Newport Beach, CA, USA;
2009-11-16
- 2009-11-18; in: "Software Technologies for Embedded and Ubiquitous Systems 7th IFIP WG 10.2 International Workshop, SEUS 2009",
Lecture Notes in Computer Science / Springer Verlag,
5860
(2009),
ISBN: 978-3-642-10264-6;
47
- 57.
English abstract:
In this paper we explore the combination of a time-predictable chip-multiprocessor system with the single-path programming paradigm. Time-sliced arbitration of the main memory access provides time-predictable memory load and store instructions. Single-path programming avoids control flow dependent timing variations. To keep the execution time of tasks constant, even in the case of shared memory access of several processor cores, the tasks on the cores are synchronized with the time-sliced memory arbitration unit.
"Official" electronic version of the publication (accessed through its Digital Object Identifier - DOI)
http://dx.doi.org/10.1007/978-3-642-10265-3_5