[Back]


Talks and Poster Presentations (with Proceedings-Entry):

E. Bartocci, T. Ferrere, N. Manjunath, D. Nickovic:
"Localizing Faults in Simulink/Stateflow Models with {STL}";
Talk: Proceedings of the 21st International Conference on Hybrid Systems: Computation and Control (part of {CPS} Week), Porto, Portugal; 2018-04-11 - 2018-04-13; in: "Proceedings of the 21st International Conference on Hybrid Systems: Computation and Control (part of {CPS} Week)", (2018), 197 - 206.



English abstract:
Fault-localization is considered to be a very tedious and time-consuming activity in the design of complex Cyber-Physical Systems (CPS). This laborious task essentially requires expert knowledge of the system in order to discover the cause of the fault. In this context, we propose a new procedure that aids designers in debugging Simulink/Stateflow hybrid system models, guided by Signal Temporal Logic (STL) specifications. The proposed method relies on three main ingredients: (1) a monitoring and a trace diagnostics procedure that checks whether a tested behavior satisfies or violates an STL specification, localizes time segments and interfaces variables contributing to the property violations; (2) a slicing procedure that maps these observable behavior segments to the internal states and transitions of the Simulink model; and (3) a spectrum-based fault-localization method that combines the previous analysis from multiple tests to identify the internal states and/or transitions that are the most likely to explain the fault. We demonstrate the applicability of our approach on two Simulink models from the automotive and the avionics domain.


"Official" electronic version of the publication (accessed through its Digital Object Identifier - DOI)
http://dx.doi.org/10.1145/3178126