[Back]

T. Polzer, F. Huemer, A. Steininger:
"An Experimental Study of Metastability-Induced Glitching Behavior";
Journal of Circuits, Systems, and Computers, 28 (2019), Suppl 1; 21 pages.

The increasing number of clock domain crossings in modern systems-on-chip makes the careful consideration of metastability paramount. However, the manifestation of metastability at a flip-flop output is often unduly reduced to late transitions only, while glitches are hardly ever accounted for. In this paper we study the occurrence of glitches resulting from metastability in detail. To this end we propose a measurement circuit whose principle substantially differs from the conventional approach, and by that allows to reliably detect glitches. By means of experimental measurements on an FPGA target we can clearly identify late transitions, single glitches and double glitches as possible manifestations of metastability. Some of these behaviors are unexpected as they do not follow from the traditional modeling theory. We also study the dependence of metastable behavior on supply voltage. Beyond confirming that, as reported in previous literature, the metastable decay constant tau is voltage-dependent, we also produce strong evidence that the relative occurrence of glitches is not voltage-dependent.

Metastability; time-to-digital converter; TDC; late transition detection; carry chain

http://dx.doi.org/10.1142/S0218126619400061

https://publik.tuwien.ac.at/files/publik_285696.pdf