

# Fast Clock Recovery Methods for Application in All-Optical Networks

Slaviša Aleksić and Gerhard Ribnicsek

Vienna University of Technology,  
Institute of Broadband Communications,  
Favoritenstrasse 9/388, 1040 – Vienna, Austria  
(e-mail: *slavisa.aleksic@tuwien.ac.at*)

**Abstract**—Two different clock recovery schemes suitable for application in all-optical networks are described and analyzed by means of numerical simulations. The scheme based on an injected mode-locked ring laser produces an optical clock with a low timing jitter and a low amplitude variation if a Fabry-Pérot etalon is inserted at the input of the structure. The second scheme is a phase-lock loop (PLL) with an all-optical differential phase comparator. It extracts a high quality clock from PRBS data within a short acquisition time.

**Keywords**—Clock Recovery, All-Optical Networks, Phase-Lock Loop, Mode-Locked Laser, OTDM

## I. INTRODUCTION

In high-speed optical transmission systems, extraction of a high-quality clock from the received optical signal is an important task. An accurate timing extraction is required by all transmission and processing systems. The main requirements on the extracted clock signal include low timing jitter, low amplitude fluctuation, polarization independence, and short acquisition time (clock synchronization time). The latter requirement is extremely important in packet- and burst-switched systems.

Electrical timing extraction circuits usually use a microwave mixer as a phase detector in a phase-lock loop (PLL) configuration. The operating speed of such circuits is limited by the phase detector to about 40 GHz. The main advantage of approaches using a PLL is that the phase of the incoming signal is constantly compared with the phase of the local oscillator. Consequently, a low relative phase error can be achieved.

To overcome the speed limitation of electrical timing extraction circuits, various methods employing photonic technology have been studied [1, 2, 3, 4, 5, 6, 7, 8]. The semiconductor laser based approaches such as self-pulsating laser diodes (SP-LD) and mode-locked laser diodes (ML-LD) have the advantage of being compact and mechanically stable [1, 5]. The laser is synchronized with the incoming signal by injection locking. Thus, the clock is generated all-optically.

A phase-locked loop with an all-optical or optoelectrical phase comparator could overcome the speed limitation of conventional electrical circuits caused by large response

times of the phase comparator, especially when a subharmonic clock extraction from data signals beyond 100 Gbit/s is required. A semiconductor optical amplifier (SOA) can be used as an optical phase comparator [3,4]. In this approach, the phase difference between incoming optical signal and local clock pulses is detected by exploiting either the gain modulation effect or four-wave mixing (FWM) in SOA. Optical PLLs that use the fast FWM process in SOA are of the particular interest because of their small size and stable, ultrahigh-speed response.

Other candidates for phase comparators are electroabsorption modulators (EAMs) [9] and interferometric optical switches based on SOAs such as terahertz optical asymmetric demultiplexer (TOAD) [10, 11], symmetric Mach-Zehnder interferometer (SMZI) [12], semiconductor laser amplifier in the loop mirror (SLALOM) [13], and ultrafast nonlinear interferometer (UNI) [14].

This paper presents two fast optical clock recovery schemes suitable for application in all-optical network nodes and 3R regenerators. These schemes include a SOA-based mode-locked ring laser (MLRL) and a novel clock extraction circuit based on a differential configuration of the optical phase comparator that exploits four-wave mixing (FWM) in semiconductor optical amplifiers.

## II. SOA-BASED MODE-LOCKED RING LASER

The schematic of the clock recovery based on a mode-locked ring laser with a semiconductor optical amplifier (SOA) in its cavity is shown in Figure 1. The SOA with sufficient gain to ensure lasing in the ring cavity at wavelength  $\lambda_2$  is used as a gain element. The incoming data signal at  $\lambda_1$ , which is injected into the MLRL through a Fabry-Pérot filter and a coupler, modulates the gain of the SOA. Thus, the amplitude of the signal in the loop is modulated by exploiting the cross gain modulation (XGM) in SOA. The length of the loop can be adjusted precisely by the tunable optical delay element  $\tau$ . The Fabry-Pérot filter with a free spectral range equal to the data rate of the incoming signal is placed at the input of the structure in order to compensate for the pattern effect in SOA [15]. An isolator within the ring cavity ensures unidirectional operation.




Figure 1: All-optical clock extraction circuit based on a SOA-based mode-locked ring laser

In our study, we observed the relative variation of peak power (i.e., amplitude jitter) and the timing jitter of generated clock pulses at the output. The relative variation of peak power is defined as  $\nu = (P_{\max} - P_{\min}) / (P_{\max} + P_{\min}) \cdot 100\%$ . The results we obtained by using VPI Systems simulator for 40 Gbit/s return-to-zero (RZ) data are shown in Figures 2 to 5. The key parameters used in simulations are listed in Table 1.

Parameter	Value	Unit
<b>Fabry Pérot Filter</b>		
Free spectral range	$40 \times 10^9$	Hz
Mirror transmission	0.04	
<b>SOA</b>		
Length	900	$\mu\text{m}$
Width of the active region	2.5	$\mu\text{m}$
Thickness of the active region	0.04	$\mu\text{m}$
Group effective index	3.7	
Bias current	350	mA
<b>Data pulses</b>		
FWHM	5	ps
Peak power	50	mW

Table 1: Key parameters used in simulations of SOA-based mode-locked ring laser




Figure 2: Relative variation of peak power and timing jitter vs. number of consecutive “zeros”

The influence of occurring data sequences with many consecutive “zeros” is shown in Figure 2. It can be seen that both the relative variation of peak pulse power and the peak-peak timing jitter increase with increasing the number of consecutive “zeros”. A power variation lower than 6.5 % and peak-peak timing jitter up to 1.2 ps have been obtained for data sequences containing up to 17 consecutive “zeros”. Figure 3 shows the quality of generated optical clock versus mark probability of the input data. Both the timing jitter and the relative peak power variation increase with decreasing the mark probability of PRBS data sequences. A maximum timing jitter value of 1.83 ps and a power variation of  $\nu = 3.58\%$  have been obtained for a mark probability of 0.3.




Figure 3: Relative variation of peak power and timing jitter versus mark probability of PRBS data

Further, we investigated the influence of pulse power of data signal on timing jitter and amplitude fluctuation of the generated clock. As it can be seen in Figure 4, the structure produces high quality optical clock for a wide range of power of data signal. The best result we obtained for a peak power of 10 mW. At this point, the timing jitter and the peak power variation of clock pulses are 0.5 ps and 1.3 %, respectively. For an increase of the peak power up to 100 mW, the timing jitter remains almost constant, while the relative variation of the clock amplitude increases to slightly more than 3 %. If the power of the data signal is lower than 5 mW, the modu-

lation of SOA is not deep enough, and consequently, both timing jitter and amplitude jitter become large.




Figure 4: Influence of data pulse power on clock quality

We also studied the effect of different data pulse widths on generated clock. The best results were obtained for a pulse width of 2.5 ps (see Figure 5). A clock signal with a timing jitter below 0.6 ps and a relative variation of peak power less than 3 % can be generated for data pulse widths within the range from 2 ps to 6 ps. When the pulse width exceeds 6 ps, both timing jitter and especially amplitude modulation of clock are strongly impacted by overlapping of neighboring data pulses. If the pulse width becomes shorter than 2 ps, both timing jitter and relative variation of peak power increase.




Figure 5: Influence of data pulse width on clock quality

### III. OPTICAL PHASE-LOCK LOOP

An optical phase-lock loop (PLL) is a very promising technique for subharmonic clock extraction because it provides a high-speed operation with a low relative phase error. Thus, it is well suitable for high data rate OTDM applications. Figure 6 shows the proposed structure of an optical phase-lock loop with an all-optical phase comparator that consists of two SOAs in a differential configuration. This scheme exploits four-wave mixing (FWM) in SOA and allows fast extraction of timing information. Due to the differential configuration, the error signal used to control the voltage-controlled oscillator (VCO) can have positive or negative sign depending on whether the phase difference between data and clock pulses is positive or negative. This overcomes the well-known problem of an optical phase comparator that the error signal has only one polarity.




Figure 6: Schematic diagram of the phase-lock loop with a differential optical phase comparator




Figure 7: Principle of operation of the all-optical phase comparator

The principle of operation of the optical phase comparator is depicted in Figure 7. Because control pulses are delayed in the upper SOA (by  $\tau/4$ ) and data pulses in the bottom SOA (also by  $\tau/4$ ), the FWM component after SOA2 will be larger than the FWM component after SOA1 when clock pulses precede the data pulses (positive phase difference  $-\theta$ ). On the contrary, the FWM component in the upper arm (after SOA1) will dominate when data pulses precede clock pulses (negative phase difference). Thus, after receiving the FWM components by two slow photodiodes we can obtain an error signal at the output of the differential amplifier, which has a positive sign for the negative phase difference and a negative sign for the positive phase difference. Thus, the frequency of the VCO will be increased or decreased by  $\Delta f$  depending on whether the phase difference is negative or positive, respectively. If data and clock pulses are in phase with each other, the strengths of the FWM components in both arms are the same, and consequently, the error signal becomes zero. Numerical simulations were performed to investigate the proposed clock extraction scheme. In the simulation set-up, 80 Gbit/s PRBS data was generated and injected in the structure from Figure 6. The frequency of the VCO was set to approx. 10 GHz. The width of clock pulses was adjusted to be 3.25 ps FWHM and that of incoming data pulses to 4 ps FWHM. Some of parameters used in simulations are shown in Table 2.

Parameter	Value	Unit
Length of the SOA	500	$\mu\text{m}$
Width of the active region	3.5	$\mu\text{m}$
Thickness of the active region	0.18	$\mu\text{m}$
Confinement factor	0.35	
Group effective index	3.7	
Linewidth enhancement factor	4	
Bias current of the SOA	350	mA
Bandwidth of the photodiode	500	MHz
Delay $\tau/4$	4.5	ps
Peak power of data pulses	50	mW
Peak power of clock pulses	50	mW

Table 2: Key parameters used in simulations of optical phase-lock loop

The transient time response of the error signal at the input of the VCO for three mark probabilities (MPs) is plotted in

Figure 8. The error signal fast approaches the lock condition from an initial unlocked state. In this case, the data pulses were inserted with an initial phase difference of  $+T_{\text{bit}}/4$  relative to the clock pulses.

For a mark probability of 1.0, i.e., when there were only “ones” in the data signal, we could obtain a clock acquisition time below 4 ns. A setting time of about 5.5 ns was needed for PRBS sequences with MP of 0.7, while the PLL approached the stable locked state in 6.5 ns for a mark probability of 0.5. After the PLL phase-locked to the input data, it started to generate a stable and high quality clock whatever mark probability is.




Figure 8: Transient time response of the error signal for three different mark probabilities (MPs)

In order to investigate the behaviour of the clock recovery in the case of data bursts we generated first a 1000-bits long data sequence containing only “ones” to ensure that PLL has perfectly phase-locked to the data. These 1000 pulses were followed with 150 “zeros”, and finally, we generated another sequence containing 1000 successive pulses that were time delayed with respect to the first sequence. The results we obtained for six values of the phase difference between the two pulse trains, i.e. for phase steps  $\pm T_{\text{bit}}/8$ ,  $\pm T_{\text{bit}}/4$ , and  $\pm T_{\text{bit}}/2$ , where  $T_{\text{bit}}$  is the bit period of the data signal, are shown in Figure 9. The transient responses for all six phase steps indicate that the clock recovery unit only requires 4 ns

to completely lock to the phase shifted signal and to approach the steady-state value.




Figure 9: Error signal for various phase steps of  $\pm T_{bit}/8$ ,  $\pm T_{bit}/4$ , and  $\pm T_{bit}/2$

#### IV. CONCLUSION

We performed numerical simulations in order to investigate two optical clock recovery schemes regarding quality of generated clock and clock acquisition time. These schemes include a SOA-based mode-locked ring laser and a phase-lock loop with all-optical phase comparator. The first scheme uses a semiconductor optical amplifier as the gain element and a Fabry-Pérot (FP) filter to reduce the pattern effect. Our results concerning different number of consecutive “zeros” within the data stream, different mark probabilities of pseudorandom data sequences, as well as various values of signal power and pulse width have shown that this scheme produces a high quality optical clock for a relatively wide range of considered parameters. The second scheme is a phase-lock loop with a novel structure of all-optical phase comparator. It was investigated regarding the clock acquisition time. We obtained a short acquisition time of 4 ns for a data signal with only “ones” and 6.5 ns for PRBS data with a mark probability of 0.5.

#### ACKNOWLEDGMENT

This work has been partially supported by the EU Network of Excellence e-Photon/ONe.

#### REFERENCES

- [1] B. Sartorius, C. Bornholdt, O. Brox, H. J. Ehrke, D. Hoffman R. Ludwig, and M. Möhrle, “All-Optical Clock Recovery Module Based on Self-Pulsating DFB Laser”, *IEE Electronics Letters*, vol. 34, no. 17, pp. 1664 – 1665, August 1998.
- [2] M. Jinno and T. Matsumoto, “Optical Tank Circuits Used for All-Optical Timing Recovery”, *IEEE Journal of Quantum Electronics*, vol. 28, no. 4, pp. 895 – 900, April 1992.
- [3] D. H. Kim, S. H. Kim, J. C. Jo, and S. S. Choi “Ultrahigh-Speed Clock Recovery with Optical Phase Lock Loop Based on Four-Wave-Mixing in a Semiconductor Optical Amplifier”, *ELSEVIER Optics Communications*, no. 182, pp. 329 – 334, August 2000.
- [4] O. Kamatani and S. Kawanishi, “Prescaled Timing Extraction From 400 Gbit/s Optical Signal Using an Phase Lock Loop Based on Four-Wave-Mixing in a Laser Diode Amplifier”, *IEEE Photonics Technology Letters*, vol. 8, no. 8, pp. 1094 – 1096, August 1996.
- [5] P. Barnsley “All-Optical Clock Extraction Using Two-Contact Devices” *IEE Proceedings – Photonics Journal*, vol. 140, no. 5, pp. 325 – 336, October 1993.
- [6] F. Cisternino, R. Girardi, S. Römisch, R. Calvani, E. Riccardi, and P. Garino “A Novel Approach to Pre-Scaled Clock Recovery in OTDM Systems” *24th European Conference on Optical Communication (ECOC 1998)*, Madrid, Spain, pp. 477 – 478, 20. - 24. September 1998.
- [7] T. Yamamoto, L. K. Oxenlowe, C. Schmidt, C. Schubert, E. Hilliger, U. Feiste, J. Berger, R. Ludwig, and H. G. Weber, “Clock Recovery from 160 Gbit/s Data Signals Using Phase-Locked Loop with Interferometric Optical Switch Based on Semiconductor Optical Amplifier”, *IEE Electronics Letters*, vol. 37, no. 8, pp. 509 – 510, April 2001.
- [8] T. F. Carruthers and J. W. Lou, “80 to 10 Gbit/s Clock Recovery Using Phase Detection with Mach-Zehnder Modulator” *IEE Electronics Letters*, vol. 37, no. 14, pp. 906 – 907, July 2001.
- [9] D. T. K. Tong, K. L. Deng, B. Milkelsen, G. Raybon, K. F. Dreyer, and J. E. Jonson “160 Gbit/s Clock Recovery Using Electroabsorption Modulator-Based Phase-Locked Loop”, *IEE Electronics Letters*, vol. 36, no. 23, pp. 1951 – 1952, November 2000.
- [10] S. W. Lee and D. H. Green. Coding for Coherent Optical CDMA Networks. *IEE Proceedings Communication*, vol. 147, no. 1, pp. 41 – 46, February 2000.
- [11] Z. Xiang, P. Ye, K. J. Guan, and J. T. Lin “Theory of Ultra-high-Speed Clock Extraction With Phase Lock Loop Based on a Terahertz Optical Asymmetric Demultiplexer” *Optical Communications*, vol. 159, no. 1/2/3, pp. 53 – 57, December 1998.
- [12] K. Tajima “All-Optical Switch With Switch-Off Time Unrestricted by Carrier Lifetime” *Japanese Journal of Applied Physics, Part 2*, vol. 32, no. 12A, pp. L1746 – L1749, December 1993.
- [13] I. D. Phillips, A. Gloag, P. N. Kean, N. J. Doran, I. Bennion, and A. D. Ellis, “Simultaneous Demultiplexing, Data Regeneration, and Clock Recovery with a Single Semiconductor Optical Amplifier-Based Nonlinear-Optical Loop Mirror”, *OSA Optics Letters*, vol. 22, no. 17, pp. 1326 – 1328, September 1997.
- [14] N. S. Patel, K. A. Rauschenbach, and K. L. Hall, “40 Gb/s Demultiplexing Using an Ultrafast Nonlinear Demultiplexer (UNI)”, *IEEE Photonics Technology Letters*, vol. 8, no. 12, pp. 1695 – 1697, December 1996.
- [15] T. Wang, Z. Li, C. Lou, Y. Wu, and Y. Gao, “Comb-Like Pre-processing to Reduce the Pattern Effect in the Clock Recovery Based on SOA”, *IEEE Photonics Technology Letters*, vol. 14, no. 6, pp. 855 – 857, June 2002.