Comparative evaluation of modulation methods of a three-phase buck + boost PWM rectifier. Part I: Theoretical analysis

M. Baumann\textsuperscript{1} T. Nussbaumer\textsuperscript{2} J.W. Kolar\textsuperscript{2}

\textsuperscript{1}Department of Electrical Drives and Machines, Vienna University of Technology, Gusshausstrasse 27/E372, Vienna A-1040, Austria
\textsuperscript{2}Power Electronic Systems Laboratory, ETH Zurich, Physikstr. 3/ETL H18.1, Zurich CH-8092, Switzerland
E-mail: nussbaumer@ele.ee.ethz.ch

Abstract: Different switching state sequences of a three-phase three-switch buck-type unity power factor PWM rectifier with integrated DC/DC boost output stage are presented. They are analysed concerning switching losses and ripple components at the input (filter capacitor voltage ripple) and at the output (DC link current inductor ripple). For a fair comparison, pulse frequencies of different modulation methods are adopted in order to achieve the same switching losses. The rms value and envelopes and time behaviour of the ripple components are analysed analytically and by simulation, and one advantageous modulation method is determined. The paper provides the basis for a subsequent experimental verification, which is performed in part II.

1 Introduction

For the realisation of the rectifier input stage of three-phase telecommunications power supply modules with sinusoidal input current, there are basically two possibilities: (i) a buck-type rectifier (conventionally six-switch topologies \cite{[1],[2]}) or (ii) a boost-type rectifier (e.g. Vienna rectifier \cite{[3]}). Dependant on this, the amplitude of the mains line-to-line voltage defines a lower or an upper limit of the input voltage of the DC/DC converter output stage being fed by the rectifier. Therefore designing the power supply module for world-wide applicability, that is, for a mains voltage range of 208–400 V line-to-line results in a high blocking voltage and high current stress and/or low utilisation of power semiconductors and passive components \cite{[4]}. Moreover, this results in a relatively low efficiency of the energy conversion and high realisation costs of the rectifier system.

In \cite{[4],[5]} a combination of three single-phase buck-type rectifiers with integrated boost-type output stage has been proposed, which gives the possibility of controlling the input voltage of the DC/DC converter stage to 400 V within the entire wide input voltage range. This results in an advantageous design of the power semiconductors of the rectifier input stage and allows the application of a DC/DC converter technology being well known from systems with single-phase AC supply. Furthermore, an auxiliary start-up circuit as required for rectifier systems with boost characteristic can be omitted, and in contrast to standard buck-type systems, a sinusoidal input current shape can be guaranteed also in the case of a failure of one phase of the mains. However, employing three single-phase units for the realisation of the three-phase system results in a high complexity, that is, comprises in total six turn-off power semiconductors and driver stages, three inductors and three output capacitors and requires special means for achieving a synchronised operation and equal distribution of the total output power to the individual units.

In \cite{[6]}, a novel three-phase three-switch buck-type unity power factor PWM rectifier \cite{[7]} with integrated DC/DC boost output stage (three-phase buck + boost PWM rectifier) has been presented (Fig. 1), which shows a
significantly lower complexity while maintaining the basic advantages of the combination of a single phase system [8]. A high efficiency (up to \( \eta = 95.1\% \)) and a high power density \( (\rho \approx 1.09 \text{ kW/dm}^3 \text{ or } 17.8 \text{ W/in}^3 \), for a 5 kW setup; Section 7) can be achieved for the proposed system structure.

However, efficiency and power density are partly dependant on switching losses and size of filter components, which are both influenced by the PWM pattern applied to the rectifier stage for forming the mains phase currents and the DC output voltage. Hence, the PWM pattern shows a possibility to optimise the rectifier system.

There are different PWM patterns available, which were implemented in digital simulations and various experimental setups [7, 9–13]. The PWM patterns differ concerning the arrangement of active switching states (where current is drawn from the mains) and the free-wheeling state (where the DC link current free-wheels via the buck-stage free-wheeling diode \( D_0 \)), which influences the local behaviour of voltage and current across passive components. Therefore an optimisation of the operation of the rectifier system is possible by selecting the most advantageous modulation method.

In this paper, the modulation of the three-phase buck + boost PWM rectifier system is analysed concerning

- switching losses [6],
- ripple components at the input (input filter capacitor voltage ripple) [14] and
- ripple components at the output (buck + boost inductor current ripple) [15],

where the pulse frequencies of different modulation methods are adopted in order to achieve the same switching losses for a fair comparison of different modulation methods [16, 17]. All theoretical considerations are verified by simulations and by measurements on a digital signal processor (DSP)-controlled 5 kW prototype of the system. In Section 2, the basic principle of operation of the rectifier system is briefly described. Section 3 treats the different modulation methods what are available for controlling the buck input stage and the boost output stage. Based on this, the switching losses are calculated analytically in Section 4, and the ripple components at input and output are analysed in Sections 5 and 6. There, the time behaviour of the ripple components and of their envelopes and, furthermore, the rms values of the ripple components are calculated analytically. In Part II of this paper, the theoretical considerations are verified by digital simulations and by experimental investigations in Section 7. Finally, based on a two-stage filter design, the EMC filtering requirements according to noise emission standards are analysed briefly for the modulation methods in Section 8.

## 2 Basic principle of operation

In the following, the basic principle of operation of the system depicted in Fig. 1 is briefly explained. On the basis of the investigation of the conducting states, the related current space vectors are calculated and the formation of the rectifier input current space vector is described.

### 2.1 Assumptions and definitions

For the sake of simplicity, we assume for the further considerations:

- a purely sinusoidal shape of the filter capacitor voltage and/or \( u_{c_{i-j}} \approx u_{N_{i-j}}, i = R,S,T \), where the mains voltage \( u_{N_{i-j}} \) is defined as

\[
\begin{align*}
    u_{N_{R}} &= \hat{U}_N \cos (\omega_N t) \\
    u_{N_{S}} &= \hat{U}_N \cos \left( \frac{\omega_N t - 2\pi}{3} \right) \\
    u_{N_{T}} &= \hat{U}_N \cos \left( \frac{\omega_N t + 2\pi}{3} \right)
\end{align*}
\]  

and/or in space vector notation as

\[
    u_N = \hat{U}_N \exp (j\varphi_N)
\]

with \( \varphi_N = \omega_N t \), where \( \omega_N \) denotes the mains angular frequency and

- the inductor current \( i \) to be constant and impressed.
According to $u_{c_{1}} \simeq u_{N_{t}}$, we will neglect

- the fundamental voltage drop $j\omega_{N} L_{1} i_{L_{1}}$ across the input filter inductors $L_{1}$, and furthermore, we do neglect
- the mains current ripple, that is, we will consider the mains current $i_{N_{t}}$ as being equal to the fundamental of the rectifier input current, $i_{rec,(1)_{t}} \simeq i_{N_{t}}$.

Remark: The space vector related to a triple of phase quantities is calculated according to the defining equation (shown for the example of the buck-stage input current)

$$
\hat{i}_{rec} = \frac{2}{3} (i_{rec,R} + a i_{rec,S} + a^2 i_{rec,T})
$$

$$
a = \exp\left[ j \frac{2\pi}{3} \right]
$$

(3)

In summary, for an ideally sinusoidal shape of the mains phase voltage, we would like to form a fundamental of the rectifier input current lying in phase with the mains phase voltage ($\varphi_{rec} \simeq \varphi_{N}$)

$$
\hat{i}_{rec,(1)} = \hat{i}_{rec(1)} \exp[ j \varphi_{rec}] \simeq i_{N}
$$

(4)

where the index (1) denotes the fundamental component; the switching frequency components of rectifier input phase currents $i_{rec,i}$ are largely suppressed by the input filter ($L_{1}$, $C_{1}$ in Fig. 1).

2.2 Conduction states, current space vectors and formation of the mains current

Because of the phase symmetry of the converter structure and because of the (assumed) symmetry of the mains voltage system, the investigation can be constrained to a $\pi/6$-wide interval of the mains period. For the case at hand, we will consider the interval $\varphi_{rec} \in (0;\pi/6)$ being characterised by a relation of the mains phase voltages of $u_{N_{R}} > u_{N_{S}} > u_{N_{T}}$.

The characterisation of the switching state of the buck rectifier is given by the combination $j = (R_{s} S_{s} T_{s})$ of the phase switching functions. For the denomination of the switching states of the insulated gate bipolar transistors (IGBTs) $S_{s}$, $i = R_{s} S_{s} T_{s}$, switching functions $s_{i}$ are used in the following, where $s_{i} = 0$ denotes the off state, and $s_{i} = 1$ denotes the on state of one power transistor. If a power transistor $S_{i}$ is in the on-state, the bridge leg $i$ corresponds to a bridge leg of a conventional diode bridge [6]. The conduction states of the rectifier system used in the considered mains interval are shown in Fig. 2. Fig. 3 shows the related input current space vectors, that are calculated based on (3).

Figure 2 Conduction states of the buck rectifier valid for

$u_{N_{R}} > u_{N_{S}} > u_{N_{T}}$

a and b Active switching states

c and d Free-wheeling states

Current flow is indicated by a bold line

IGBTs are not shown explicitly for the sake of clarity

For switching state $j = (111)$, there follows $i_{rec,R} = +I_{r}$, $i_{rec,S} = 0$ and $i_{rec,T} = -I_{r}$ due to $u_{N_{R}} > u_{N_{S}} > u_{N_{T}}$ (Fig. 2a); the same input current condition is achieved by switching state $j = (101)$. For switching state $j = (110)$, one receives $i_{rec,R} = +I_{r}$, $i_{rec,S} = -I_{r}$ and $i_{rec,T} = 0$. The free-wheeling state can be achieved by switching all power transistors in the off-state (Fig. 2c) or one power transistor can be kept in the on-state, for example, power transistor $S_{S}$ in Fig. 2d; however, because of the higher forward

Figure 3 Input current space vectors $i_{rec}$ according to Fig. 2 and (3), valid for $u_{N_{R}} > u_{N_{S}} > u_{N_{T}}$, approximation of the reference vector $\hat{i}_{rec}$ via neighbouring current space vectors, and deviation between reference and actual space vectors

© The Institution of Engineering and Technology 2008
voltage drops in the bridge leg, the free-wheeling path will always lead via the free-wheeling diode \( D_f \).

Switching state \( j = (011) \) resulting in input current space vector \( i_{\text{vec}} = (2/\sqrt{3})I \) is not used in the considered mains interval, because for the formation of a given reference value \( i_{\text{vec}} \) of the input current and or of a related mains current \( I_N \approx i_{\text{vec}} \) only the space vectors lying in immediate neighbourhood of \( i_{\text{vec}} \) are incorporated into the switching state sequence in order to achieve a deviation as small as possible between reference and actual space vectors (Fig 3). In general, the switching states valid within one pulse (half) period have to be arranged in such a manner that a minimum number of switching transitions of the power transistors and or minimum switching losses do occur. Different possibilities for arranging the switching states within one pulse period are presented in Section 3.

2.3 Active boost output stage

For symmetric mains, the buck-stage modulation index \( M \) has been defined in [6] as

\[
M = \frac{\dot{I}_N}{I} = \frac{\sqrt{2}}{\sqrt{3}} \cdot \frac{U}{U_{N,\text{ll}}}, \quad M \in (0; 1)
\] (5)

where \( \dot{I}_N \) is the peak value of the mains phase currents, \( I \) the DC link current, \( U \) the global average value of the buck stage output voltage and \( U_{N,\text{ll}} \) the rms value of the mains line-to-line voltages. To decide whether the boost output stage has to be activated or not, the maximum local average value \( \bar{u}_{\text{max}} \) of the buck-stage output voltage is used. This formal value can be calculated via

\[
\bar{u}_{\text{max}} = \frac{\sqrt{3}}{\sqrt{2}} \cdot M_{\text{max}} \cdot \sqrt{u_{C_{1,r}}^2 + u_{C_{1,i}}^2 + u_{C_{1,l}}^2}
\] (6)

where \( M_{\text{max}} \) is the maximum modulation index of the buck input stage [18]. For output voltages \( U_0 < \bar{u}_{\text{max}} \), the buck input stage operates at a modulation index \( M < M_{\text{max}} \) and the boost output stage is not active, that is, the duty cycle \( \delta \) of the boost output stage is \( \delta = 0 \). To achieve an output voltage \( U_0 > \bar{u}_{\text{max}} \), the boost stage has to be activated (\( \delta > 0 \), Section 7). The duty cycle \( \delta \) of the boost IGBT has to be set according to

\[
\delta = 1 - \frac{\bar{u}_{\text{max}}}{U_0}, \quad \delta \in (0; 1)
\] (7)

3 Modulation methods

One possibility for arranging the switching states is to place the active switching states at the beginning and the free-wheeling state at the end of one pulse half-period. In the subsequent pulse half-period, the switching states are arranged in reverse order, that is, symmetrical to the middle of the pulse period; cf. method 1 in Fig. 4a. There, the voltage \( u \) switched to

Figure 4 DC link current \( I \), global average value \( I \), voltage \( U \) across the buck-stage free-wheeling diode and related switching states \( j \) for different modulation methods

a and b Symmetric methods (triangular carrier signal) c and d Asymmetric methods (sawtooth carrier signal)

Valid for \( \varphi_{\text{vec}} \in (0; \pi/6) \)
the output of the buck stage (forward voltage drops of the power semiconductors are neglected) and the resulting DC link current $i$ (together with its global average value $I$) are shown together with the switching states $j$. Another possibility for a symmetric switching state sequence is to place the free-wheeling state between the two active switching states; cf. method 2 in Fig. 4b, whereby probably a reduction in the ripple components of the input filter capacitor voltages and/or the DC link inductor current can be achieved. Both methods 1 and 2 are symmetrical sequences, which can be realised by intersecting proper phase reference signals with a triangular carrier signal with pulse frequency $f_p$. Alternatively, asymmetrical sequences can be realised by employing a sawtooth carrier signal with pulse frequency $f_p$, and the resulting modulation methods 3 and 4 are depicted in Figs. 4c and 4d.

In this paper, the asymmetrical sequences will not be analysed because of the following reasons.

- There is no improvement regarding switching losses, that is, the switching losses for methods 3 and 4 are the same as for method 1 for the same pulse frequency $f_p$ (Section 4).

- There is no significant reduction in the DC link inductor current ripple and input filter capacitor voltage ripple if the pulse frequency $f_p$ is the same. In [19], it has been shown that the harmonic spectrum of the input currents for sawtooth and triangular reference signals is nearly identical. Although the shape and the amplitudes of the ripple waveform envelopes slightly differ over the modulation range, this result is true for all ripple values.

- At the beginning of each pulse half-period ($t = 0, T_p/2, T_p, \ldots$) all ripple values are exactly equal to zero for symmetrical sequences (Figs. 4a and 4b), that is, a ripple-free value of the DC link current and the filter capacitor voltages can be sampled at these time instants [20]. This reduces the filtering effort of the control quantities noticeably and is therefore an important advantage when compared with asymmetrical sequences, where there is no defined ripple-free time instant.

- Furthermore, several signal processor PWM outputs do not support asymmetrical sequences.

Hence, in this paper, only the symmetrical sequences (methods 1 and 2) will be analysed and compared.

Both modulation methods 1 and 2 presented here do not show a difference regarding the number of switching transitions, if those occurring at zero voltage/current are neglected. However, as shown in the following section, both switching state sequences result in different switching losses.

The conduction losses of the power semiconductors show practically the same values for the different modulation methods, since they are mainly dependant on the on-times of the power switches being defined by the input current reference value and the DC link current (Section 2). However, the DC link inductor current ripple $\Delta i$ has different time behaviours for both modulation methods (Section 6), which causes a slightly different rms value of the currents in the IGBTs and diodes of the rectifier. This consequently influences the conduction losses of the power semiconductors, for example, the IGBTs according to

$$P_{\text{Condi,s}} = U_{\text{CEO}} \cdot I_{\text{s,avg}} + r_{\text{CE}} \cdot I_{\text{s,rms}}^2 \quad (8)$$

If the current ripple $\Delta i$ originating from the DC link inductor is neglected, according to [21] the transistor rms current is given by

$$I_{\text{s,rms}}^2 = \frac{2M}{\pi} \cdot i^2 \quad (9)$$

considering a current ripple $\Delta i$ would result in

$$I_{\text{s,rms}}^2 = \frac{2M}{\pi} \cdot \left(i^2 + \frac{\Delta i^2}{3}\right) \quad (10)$$

under the assumption of a linear increase in the inductor current during the transistor turn-on period. Therefore the influence of the current ripple on $I_{\text{s,rms}}$ is given by $\Delta i^2/3$. Typically, a DC link inductor is selected in order to allow a maximum ripple of $\pm 20\%$, that is, $\Delta i = 0.2i$, in order to maintain continuous conduction mode (CCM) operation also for light load operation. With (10), this results in a transistor current rms value of $I_{\text{s,rms}} = 1.013i^2/2M/\pi$, hence an influence of only 1.3% of the current ripple when compared with (9). Taking into account also the forward voltage drop of the IGBT in (8), the influence of the current ripple on the total conduction losses is typically significantly lower than 1%. Consequently, the conduction losses do not have to be considered for a comparative study of the modulation methods.

4 Switching losses

For the sake of simplicity, we assume: (i) the switching energy loss $w$ to be proportional to the switched voltage $v(t)$ (the proportional relationship is represented by a constant of proportionality $k$) and (ii) a constant switched current $I$ (as impressed by the DC link inductor $I$).
The average value of the global switching energy loss (related to a mains period $T_N$) can then be calculated from the sum of the local switching energy losses $w(t)$ (related to a pulse period $T_P$) of all IGBTs $S_i$ incorporated into the switching actions via

$$W = \frac{1}{T_N} \int_0^{T_N} \sum_i w_S(t) \, dt$$  \hspace{1cm} (11)

Investigating, for example, sequence 1 in Fig. 4a, we have: at the transition from switching state $j = (101)$ to $j = (110)$, power transistor $S_3$ has to be turned on (in order to be available for current conduction during the subsequent switching state) at zero current/voltage for a short overlapping time $t_a$ [22]; subsequently, power transistor $S_4$ has to be turned off at a voltage $u_{C_1} S_4$. At the following transition $j = (110) \rightarrow j = (100)$, power transistor $S_3$ has to be turned off at a voltage $u_{C_1} S_3$. In the subsequent pulse half-period, power transistors $S_3$ and $S_4$ have to be switched on (or off) again at the same voltages, but in reverse order. The calculation of the average value of the global switching power loss $P$ within one mains period can be constrained to an interval $\varphi_{rec} \in (0, \pi/6)$; because of the symmetry of the feeding AC mains and the rectifier topology, one has

$$P = \frac{W}{T_P}$$

$$P = \frac{1}{\pi/6} \int_0^{\pi/6} k_{fp} f_p (u_{C_1} S_3(t) + u_{C_1} S_4(t)) (\varphi_{rec}) \, d\varphi_{rec}$$

$$P = \frac{1}{\pi/6} \int_0^{\pi/6} k_{fp} \Delta u_{C_1, AST, rms} (\varphi_{rec}) \, d\varphi_{rec} = \frac{3\sqrt{3}}{\pi} k_{fp} \Delta u_{C_1}$$  \hspace{1cm} (12)

with $k = k_{on} + k_{off}$. The switching power losses for switching sequence 2 can be calculated in an analogue manner, the result is given in Table 1. One can see immediately that the modulation method with the free-wheeling state lying at the beginning and/or at the end of one pulse half-period, respectively, is advantageous over sequence 2 by a factor of $\sqrt{3}$ regarding switching losses.

Since the modulation method takes influence not only on the switching losses but also on the ripple components on AC and DC sides, this does provide another basis to optimise the modulation methods. In the following sections, the time behaviour and the rms value of the input filter capacitor voltage ripple and of the DC link current ripple are investigated.

5 Ripple of the input filter capacitor voltage

In this section, the voltage ripple across the input filter capacitors $C_{1,i}$ is investigated, which is relevant for the dimensioning of the input filter capacitors concerning their voltage stress.

5.1 Analytically closed calculation

As a quality functional, the integral (related to a mains period) of the square of the deviation between the input capacitor voltage actual and reference value $\Delta u_{C_1} = u_{C_1} - \bar{u}_{C_1}$ (or the rms value of the input filter capacitor voltage, respectively) is selected [23]

$$Q = \frac{1}{T_P} \int_0^{T_P} \Delta u_{C_1, AST, rms}^2 (t) \, dt$$  \hspace{1cm} (13)

To calculate the quality functional $Q$, one can choose a simple equivalent circuit of the system (Fig. 5), and the space vector of the input filter capacitor voltage ripple $\Delta u_{C_1}$ can be calculated via

$$\frac{d\Delta u_{C_1}}{dt} = \frac{1}{C_1} (i_{rec} - i_{*})$$  \hspace{1cm} (14)

Incorporating the neighbouring current space vectors with proper on-time $\delta_i$ in the formation of the input current reference value (Fig. 3), one has

$$i_{rec} = i_{rec,(110)} \delta_i,(110) + i_{rec,(101)} \delta_i,(101)$$  \hspace{1cm} (15)

with

$$\delta_i = \pi/3 - \varphi_{rec})$$

$$\delta_i,(101) = M \sin(\frac{\pi}{3} - \varphi_{rec})$$

$$\delta_i,(110) = M \sin(\frac{\pi}{3} - \varphi_{rec})$$

$$\delta_{nf} = 1 - \delta_i,(101) - \delta_i,(110)$$

With this, the local rms value [related to a pulse (half)]

<table>
<thead>
<tr>
<th>Table 1</th>
<th>Average value of the switching power losses for the switching states sequences given in Figs. 4a and 4b</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequence</td>
<td>$P/{f_p, k \times \Delta h}$</td>
</tr>
<tr>
<td>1</td>
<td>3$\sqrt{3}/\pi$</td>
</tr>
<tr>
<td>2</td>
<td>$9/\pi$</td>
</tr>
</tbody>
</table>

Figure 5 Space vector equivalent circuit of the system AC side


© The Institution of Engineering and Technology 2008
doi:10.1049/iet-pel:20070123
period] of the input capacitor voltage ripple can be calculated via [23]

\[
\Delta u_{\text{C}_1,\text{RST},\text{rms}}^2(t) = \frac{2}{T_p} \int_{T_p}^{\frac{2}{T_p}} \left( \Delta u^2_{\text{C}_1,\text{r}}(t) + \Delta u^2_{\text{C}_1,\text{i}}(t) \right) dt
\]

\[
+ \frac{2}{T_p} \int_{T_p}^{\frac{2}{T_p}} \frac{1}{2} \left| \Delta u_{\text{C}_1,\text{i}} \right|^2 dt
\]

(17)

To calculate the global rms value (being set equal to the quality functional \( Q \)) related to a mains period we have with sufficiently good approximation for high pulse frequency

\[
Q = \Delta u_{\text{C}_1,\text{RST},\text{rms}}^2 = \frac{1}{T_N} \int_{T_N}^{\frac{T_N}{2}} \frac{2}{T_p} \int_{T_p}^{\frac{2}{T_p}} \frac{1}{2} \left| \Delta u_{\text{C}_1,\text{i}} \right|^2 dt dt
\]

(18)

which allows a simple analytically closed calculation of the rms value of input filter capacitor voltage ripple.

5.2 Trajectory of the voltage space vector

In the following, for one characteristic input current space vector \( s_{\text{rec}} \), the trajectories of the space vector of the input filter capacitor voltage ripple \( \Delta u_{\text{C}_1}(t) \) are given for the two switching state sequences according to Figs. 4a and 4b.

5.2.1 Modulation method 1: For the voltage space vectors \( \Delta u_{\text{C}_1}(t) \) depending on the global time \( t \) one receives for sequence 1

\[
\Delta u_{\text{C}_1,\text{i}}(t) = \delta_{(101)}[\bar{l}_{\text{rec}}(101) - s_{\text{rec}}(t)] T_p
\]

\[
/\frac{2C_1}
\]

\[
\Delta u_{\text{C}_1,\text{i}}(t) = \delta_{(101)}[\bar{l}_{\text{rec}}(101) - s_{\text{rec}}(t)] T_p + \Delta u_{\text{C}_1,\text{i}}(t)
\]

(19)

or, respectively, with (14), (15) and Fig. 3

\[
\frac{1}{u_n} \Delta u_{\text{C}_1,\text{i}} = \Delta u_{\text{C}_1,\text{i}} + j \Delta u_{\text{C}_1,\text{i}} \beta
\]

\[
= \delta_{(101)}[\sqrt{3}\delta_{\text{FW}} + j(1 - \delta_{(101)} + \delta_{(110)})]
\]

(20)

\[
\frac{1}{u_n} \Delta u_{\text{C}_1,\text{i}} = \Delta u_{\text{C}_1,\text{i}} + j \Delta u_{\text{C}_1,\text{i}} \beta
\]

\[
= \delta_{\text{FW}}[\sqrt{3}(\delta_{(101)} + \delta_{(110)}) + j(\delta_{(101)} - \delta_{(110)})]
\]

(21)

with the normalisation basis

\[
u_n = \frac{I}{2\sqrt{3}C_1f_{\text{pl}}}
\]

(22)

In Fig. 6a the trajectory of the space vector of the input capacitor voltage ripple \( \Delta u_{\text{C}_1}(t) \) is shown with reference to a current reference value \( s_{\text{rec}} \) as given in Fig. 3 for modulation method 1.

5.2.2 Modulation method 2: For sequence 2, one obtains for the voltage space vectors \( \Delta u_{\text{C}_1,\text{i}} \) depending on the global time \( t \)

\[
\Delta u_{\text{C}_1,\text{i}}(t) = \delta_{(101)}[\bar{l}_{\text{rec}}(101) - s_{\text{rec}}(t)] T_p
\]

\[
/\frac{2C_1}
\]

\[
\Delta u_{\text{C}_1,\text{i}}(t) = (1 - \delta_{(101)}) - \delta_{(110)}[\bar{l}_{\text{rec}}(t) - s_{\text{rec}}(t)]
\]

(23)

or, respectively

\[
\frac{1}{u_n} \Delta u_{\text{C}_1,\text{i}} = \Delta u_{\text{C}_1,\text{i}} + j \Delta u_{\text{C}_1,\text{i}} \beta
\]

\[
= \delta_{(101)}[\sqrt{3}\delta_{\text{FW}} + j(1 - \delta_{(101)} + \delta_{(110)})]
\]

(24)

\[
\frac{1}{u_n} \Delta u_{\text{C}_1,\text{i}} = \Delta u_{\text{C}_1,\text{i}} + j \Delta u_{\text{C}_1,\text{i}} \beta
\]

\[
= \delta_{(110)}[\sqrt{3}\delta_{\text{FW}} + j(1 + \delta_{(101)} - \delta_{(110)})]
\]

(25)

In Fig. 6b, the trajectory is depicted for modulation method 2 showing the same shape but a different position when compared with the trajectory of

---

**Figure 6** Trajectory of the space vector \( \Delta u_{\text{C}_1}(t) \) within one pulse period

a) Modulation method 1

b) Modulation method 2
5.3 RMS value of the input filter capacitor voltage ripple

In the following, the rms value of the input voltage ripple for the two modulation schemes according to Figs. 4a and b is calculated via (18). To denote the results, the numbers of the switching states sequences are given as indices, for example, index 1 for modulation method 1

\[
\Delta U_{C1, RST, \text{rms,1}}^2 = \frac{M^2}{32 \pi} (9M^2 \frac{4\pi + \sqrt{3}}{2}) - 8M(15\sqrt{3} + 8) + 48 \pi \cdot u_n^2 \tag{26}
\]

\[
\Delta U_{C1, RST, \text{rms,2}}^2 = \frac{M^2}{32 \pi} (9M^2 \frac{4\pi - 3\sqrt{3}}{2}) - 160M + 72(\pi - \sqrt{3}) \cdot u_n^2 \left(\frac{f_{p1}}{f_{p2}}\right)^2 \tag{27}
\]

In the sense of making a fair comparison of the different modulation schemes, the pulse frequency \( f_0 \) has to be adjusted in such a manner that the average value of the switching power losses (Section 4) related to a mains period is the same for both modulation methods [16, 17]. According to Table 1, one has to reduce the pulse frequency for modulation method 2 by a factor of \( \sqrt{3} \) in order to achieve the same switching power loss when compared with modulation method 1, \( f_{p2} = f_{p1}/\sqrt{3} \). The corrected rms values of the input filter capacitor voltage ripple depending on the modulation index \( M \) of the buck rectifier are given in Fig. 7. With this, the value of the input filter capacitor can be selected as being necessary for obtaining a given (maximum) rms value of the input voltage ripple.

5.4 Time behaviour and envelope of the input filter capacitor voltage ripple

The knowledge about the time behaviour and the envelope of the input filter capacitor voltage ripple is useful in connection with the dimensioning of the input filter, because the rms value \( \Delta U_{C1, RST, \text{rms}} \) only provides an integral information about the ripple voltage time behaviour. In Fig. 8, the envelopes of the input filter capacitor voltage ripple in phase R within an angle interval \( \phi_{sec} \in (0; \pi/2) \) (for the angle interval \( \phi_{sec} \in (\pi/2; \pi) \), the envelopes are mirrored at \( \phi_{sec} = \pi/2 \)) are given for both modulation methods 1 and 2 for the following operating points:

- **Buck operating point:** \( P_0 = 5 \text{ kW}, U_{N,H} = 400 \text{ V}, U_i = 400 \text{ V}, M = 0.82, \delta = 0 \)
- **Buck+boost operating point:** \( P_0 = 5 \text{ kW}, U_{N,H} = 230 \text{ V}, U_i = 400 \text{ V}, M = 0.90, \delta = 0.37 \)

and for the following operating parameters: \( f_N = 50 \text{ Hz}, C_1 = 8.2 \mu\text{F}, L_1 = 240 \mu\text{H}, L = 2 \times 1 \text{ mH}, f_{p1} = 28 \text{ kHz} \) and \( f_{p2} = 16.2 \text{ kHz} \).

**Remark:** The time behaviour of the input filter capacitor voltage ripple is shown in Section 7 together with experimental results.

![Figure 7](image_url)  
**Figure 7** Normalised rms value of the input capacitor voltage ripple \( \Delta U_{C1, RST, \text{rms,1}}/u_n \) depending on the modulation index \( M \) for modulation methods 1 and 2 for equal switching losses.

![Figure 8](image_url)  
**Figure 8** Envelopes of the input filter capacitor voltage ripple 
- **a** \( \Delta U_{C1, \text{sec}} \) in phase R for different modulation indices \( M = 0.82 \) and \( M = 0.9 \) for modulation methods 
  - Method 1 
  - Method 2
The comparison of the results clearly shows that modulations method 1 is advantageous over modulation method 2 concerning the rms value of the ripple component, as well as concerning the envelope and/or the time behaviour of the voltage ripple.

6 Ripple of the DC link current

For dimensioning the DC link inductor, the time behaviour of the DC link current ripple is of interest, since the ripple component should be limited to a maximum value, for example, $\Delta_{\text{max}} = \pm 0.2I$. This value defines the value of the load at which a transition between continuous DC link current (CCM) to discontinuous DC link current (DCM) occurs. The voltage $u_1$ across the DC link inductor, and hence the DC link current ripple, is influenced by the selected modulation method, and furthermore, the modulation of the boost output stage takes influence on the voltage $u_1$, which is analysed in the following section.

6.1 Modulation of the boost output stage

If the boost stage has to be activated, that is, if $\delta > 0$ is valid (Section 2.3), there are different possibilities of placing the switching function of the boost IGBT within the pulse period, what takes influence on the voltage applied to the DC link inductor and hence on the DC link current ripple. The boost power transistor can be activated either during the free-wheeling state of the buck input stage (modulation method 1.1) or during the active state of the buck stage (modulation method 1.2). This effect is clearly shown in Figs. 9b and 9c: turning the boost IGBT on during the active switching states of the buck stage results in a significantly higher current ripple of the DC link current when compared that in Fig. 9c, where the boost IGBT is turned on while the buck input stage is operating in the free-wheeling state.

Therefore the time behaviour of the ripple of the DC link inductor current is strongly dependant on the coordination of the modulation of the buck and of the boost stages. The ripple time behaviour and the ripple rms value are calculated analytically in the following section.

6.2 Analytically closed calculation of the DC link inductor current ripple

The current in the DC link inductor is determined by the voltage $u$ at the output of the buck stage and by the voltage across the boost power transistor $u'$ (which equals the system output voltage $U_0$ for

Figure 9 Buck-stage output voltage $U$, voltage $u'$ across the boost IGBT and DC link inductor current ripple

Scales: $u$, $u'$: 250 V/div; $\Delta i$: 2 A/div, $\tau$: 20 $\mu$s/div

a Operation for disabled boost stage, $\delta = 0$, modulation method 1
b Boost operating during active state of buck stage, modulation method 1.2
c Boost operating during free-wheeling state of buck stage, modulation method 1.1
disabled boost stage). One obtains for the current ripple in the DC link inductor
\[
\Delta i(t_{\mu,1}) = \frac{1}{L} \int_{t_{\mu,1}}^{t_{\mu,2}} [u(t_{\mu}) - u'(t_{\mu})] \, dt_{\mu} + \Delta i(t_{\mu,1})
\]
(28)

The local rms value of the current ripple in depending on the position \(\varphi_{\text{rec}}\) of the pulse interval considered within the mains period can be calculated via
\[
\Delta i_{\text{rms}}(\varphi_{\text{rec}}) = \frac{1}{T_p / 2} \int_{t_{\mu,1}}^{t_{\mu,2}} [\Delta i(t_{\mu})]^2 \, dt_{\mu}
\]
\[
= \frac{2}{37} \int_{t_{\mu,1}}^{t_{\mu,2}} \left[ (\Delta i^2_{\mu,1} + \Delta i^2_{\mu,2} + 3\Delta i^2_{\mu,3}) + \frac{T_p}{2} \left( \Delta i^2_{\mu,2} + \Delta i^2_{\mu,3} + \Delta i^2_{\mu,4} \right) \right] \, dt_{\mu}
\]
(29)

The global rms value of the DC link current ripple within the mains period can be calculated by summation of the local rms values within one pulse half-period; however, if the pulse frequency is substantially larger than the mains frequency (which is fulfilled in the case at hand), the summation can be replaced by an integration with sufficiently good approximation
\[
\Delta i_{\text{rms}} = \frac{1}{2 \pi} \int_0^{2\pi} [\Delta i_{\text{rms}}(\varphi_{\text{rec}})]^2 \, d\varphi_{\text{rec}}
\]
(30)

which allows an analytically closed calculation of the global rms value of the DC link current ripple.

For examples, consider modulation method 1 for deactivated boost stage (Fig. 9a), one obtains for the DC link inductor current ripple at the time instants \(t_{\mu,1}\) within one pulse half-period for a mains interval \(u_{C1,R} > 0 > u_{C1,S} > u_{C1,T}\)
\[
\Delta i_0 = 0
\]
\[
\Delta i_{\mu,1} = \frac{1}{L} \left[ u(t_{101}) - u_0 \right] \delta_{101} \frac{T_p}{2}
\]
\[
\Delta i_{\mu,2} = \frac{1}{L} \left[ u(t_{110}) - u_0 \right] \delta_{110} \frac{T_p}{2} + \Delta i(t_{\mu,1})
\]
\[
\Delta i_{1/2} = 0
\]
(31)

The global rms value of the DC link current ripple within one mains period can now be calculated incorporating the relative on-times \(\delta\) and the output voltages \(u_{ij}\) (where \(u_{ij}\) is the line-to-line voltage switched to the output of the buck stage during switching state \(j\)), as well as (29) and (30). There the integration (30) can be limited to a \(\pi/6\)-wide mains interval and yields
\[
\Delta i_{\text{rms,1}} = \frac{1}{8\sqrt{3}\pi}
\]
\[
\sqrt{240\pi - M(600\sqrt{3} + 352) + M^2(45\sqrt{3} + 180\pi)} \cdot \frac{i_n}{f_{p1}}
\]
(32)

with the normalisation basis
\[
i_n = \frac{U_n}{3f_{p1}}
\]
(33)

For modulation method 2, one obtains for the global rms value of the DC link current ripple
\[
\Delta i_{\text{rms,2}} = \frac{1}{8\sqrt{3}\pi}
\]
\[
\sqrt{180\pi - 90\sqrt{3} - 736M + M^2(180\pi - 135\sqrt{3})} \cdot \frac{i_n}{f_{p1}}
\]
(34)

considering the adjusted pulse frequency \(f_{p2} = f_{p1}/\sqrt{3}\) for equal switching losses. In Fig. 10, the results of the analytical calculations are compiled and compared with simulation results using CASPOC® [24], where an excellent conformity is given. Therefore the very complex results of an analytical calculation of the global ripple current rms value for active boost output stage (\(\delta > 0\)) are omitted here for the sake of brevity. To determine the rms value of the DC link current ripple for this case, we refer to simulation results given in Fig. 11. There, for modulation method 1, boost operating during the free-wheeling state

![Figure 10 Comparison of the results of simulation and analytical calculation of the normalised rms value of the DC link current ripple \(\Delta i_{\text{rms}}/i_n\) for modulation methods 1 and 2 in case of deactivated boost output stage (\(\delta = 0\))](image)
7 Conclusions

In this paper different modulation methods of a three-phase buck-boost unity power factor PWM rectifier are investigated concerning switching losses, time behavior as well as concerning rms values of the input filter capacitor voltages and the DC link inductor current ripple. The modulation methods do differ concerning the arrangement of active and passive switching states of the buck input stage and the coordination of the switching of the buck input stage and the boost output stage within a pulse interval.

The comparisons show that there exists one modulation method which does provide simultaneously:

- minimum switching losses and/or maximum pulse frequency,
- a minimum input filter capacitor voltage ripple and
- a minimum DC link current ripple.

This optimum modulation method is characterised by the free-wheeling state of the buck input stage being placed at the beginning/at the end of one pulse half period, and by a turn-on interval of the boost stage power transistor being centered in the free-wheeling interval of the buck stage (modulation method 1.1).

The optimum modulation scheme can be further improved preventing sliding intersection of the input filter capacitor voltages by simply adding an overlapping time when switching over between two active switching states, whereby no distortion of the mains currents at sector boundaries occurs [22].

Modulation scheme 1 can also be applied advantageous in case of a parallel connection of two buck input stages. There it is advantageous to keep the power transistor of that phase showing the lowest absolute value of the phase voltage during the free-wheeling state in the on-state to have a possibility for active symmetrisation of the DC link currents. Moreover, interleaving is advantageous applied for further reduction of ripple components [25].

Experimental results on a 5 kW hardware prototype verifying the correctness of the theoretical considerations are carried out in a subsequent paper in [26].

8 References


