

Reconfigurable thin-film transistors based on a parallel array of Si-nanowires

Cite as: J. Appl. Phys. **129**, 124504 (2021); <https://doi.org/10.1063/5.0036029>

Submitted: 02 November 2020 . Accepted: 06 March 2021 . Published Online: 25 March 2021

 Dae-Young Jeon,  So Jeong Park, Sebastian Pregel,  Thomas Mikolajick, and  Walter M. Weber



View Online



Export Citation



CrossMark

ARTICLES YOU MAY BE INTERESTED IN

[Next generation ferroelectric materials for semiconductor process integration and their applications](#)

Journal of Applied Physics **129**, 100901 (2021); <https://doi.org/10.1063/5.0037617>

[Perspective on ferroelectric, hafnium oxide based transistors for digital beyond von-Neumann computing](#)


Applied Physics Letters **118**, 050501 (2021); <https://doi.org/10.1063/5.0035281>

[Impact of area scaling on the ferroelectric properties of back-end of line compatible \$\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2\$ and Si:HfO₂-based MFM capacitors](#)

Applied Physics Letters **118**, 062904 (2021); <https://doi.org/10.1063/5.0035650>

Challenge us.

What are your needs for periodic signal detection?



Zurich
Instruments



Reconfigurable thin-film transistors based on a parallel array of Si-nanowires

Cite as: J. Appl. Phys. **129**, 124504 (2021); doi: [10.1063/5.0036029](https://doi.org/10.1063/5.0036029)

Submitted: 2 November 2020 · Accepted: 6 March 2021 ·

Published Online: 25 March 2021



Dae-Young Jeon,^{1,2,3,a)} So Jeong Park,^{1,2,4} Sebastian Pregl,¹ Thomas Mikolajick,¹ and Walter M. Weber^{1,5}

AFFILIATIONS

¹Namlab gGmbH, Noethnitzer Strasse 64 01187, Dresden, Germany

²Center for Advancing Electronics Dresden (CfaED), TU Dresden, 01062 Dresden, Germany

³Institute of Advanced Composite Materials, Korea Institute of Science and Technology, Wanju-gun, Joellabuk-do 55324, South Korea

⁴School of Electrical Engineering, Korea University, Seoul 136-701, South Korea

⁵Institute of Solid State Electronics, TU Wien, 1040 Wien, Austria

^{a)}Author to whom correspondence should be addressed: dyjeon@kist.re.kr

ABSTRACT

The implementation of advanced electronic devices in the fourth industrial revolution era can be achieved with bottom-up grown silicon nanowire (Si-NW) based transistors. Here, we have fabricated reconfigurable Schottky-barrier (SB) thin-film transistors (TFTs) consisting of a parallel array of bottom-up grown single-crystalline Si-NWs and investigated in detail their device length dependent electrical performance and transport mechanism with current-voltage transport-map, key electrical parameters, and numerical simulation. In particular, the effective extension length ($L_{\text{ext_eff}}$) limited significantly the overall conduction behavior of reconfigurable Si-NW SB-TFTs, such as ambipolarity, mobility, threshold voltage, and series resistance. This work provides important information for a better understanding of the physical operation of reconfigurable transistors with SB contacts and further optimization of their performance for implementing practical applications.

Published under license by AIP Publishing. <https://doi.org/10.1063/5.0036029>

INTRODUCTION

Tunnel field-effect transistor (FET), Fin-FET, gate-all-around (GAA) nanowire FET, and ultrathin body (UTB) transistor have received considerable attention for improvement of device power, performance, area, and cost (PPAC), while minimizing short-channel effects (SCEs).¹⁻⁴ Bottom-up grown single-crystalline silicon nanowire (Si-NW) based FETs are also attractive candidates for the realization of next generation display, sensor devices, and wearable electronics in the fourth industrial revolution era, described as the Internet of things (IoT), advanced mobile devices, artificial intelligence (AI), and cloud computing.⁵⁻¹⁰ Si-NW can be easily transferred from a growth substrate to diverse substrates including flexible/transparent plastic substrates, and device fabrication is possible under low temperature since dopant activation is not required in the Si-NW based devices. In particular, thin-film transistors (TFT) with Si-NW array have several promising advantages such as high mobility, less material degradation issues, and improved stability due to good interface between channel and

insulator, as compared to amorphous-Si, polycrystalline-Si, oxide semiconductor, and organic semiconductor based TFTs.^{7,8} In addition, Si-NW based Schottky-barrier (SB) transistors have a steep junction at interfaces between Si-NW and metallic silicides, which allow a typical switching operation without a heavy doping process at source/drain (S/D) contacts in conventional transistors.¹¹⁻¹³ High performance pH-, bio-sensors, and steep-slope transistors for energy efficient system have been successfully demonstrated with the Si-NW SB transistors so far.¹⁴⁻¹⁸ Ambipolar conduction behavior is typically observed in SB transistors since both electron and hole carriers are injected into the Si-NW channel through the silicide junctions. This can lead to a novel multi-functional device, the so-called reconfigurable field-effect transistors (RFETs) with an additional polarity gate¹⁹⁻²³ that allows us to select one of the carrier types only. New complimentary logic circuits with a smaller number of devices, reduced chip area, and low thermal budget can be implemented using the RFETs.²⁴

In this paper, reconfigurable SB-TFTs constructed from a parallel array of bottom-up grown Si-NWs with double gate structures

have been fabricated with different channel lengths. Then, their electrical properties and operation mechanism were investigated as a function of the device geometry and various bias conditions. From current–voltage (I – V) transport-maps, transconductance behavior, and numerical simulations, we showed that the ambipolar behavior and the reconfigurable operation are significantly affected by the extension length of the Si-NW SB-TFTs. Furthermore, polarity gate-bias affected electrical parameters, such as mobility, series resistance, and threshold voltage, were discussed.

RESULTS AND DISCUSSION

Figure 1 exhibits scanning electron microscopy (SEM) images and a schematic view of the completed devices. The device length (L) between source and drain electrodes [see Fig. 1(d)] ranged from 3 to 16 μm , and the channel length (L_{ch}) was fixed at 2 μm . An abrupt NiSi_2/Si Schottky-junction is clearly observed in the SEM image at the bottom of Fig. 1.

Transfer curves (drain current I_d vs front-gate voltage V_{gf}) of the Si-NW SB-TFTs with different device lengths (L) were measured




FIG. 1. (a) and (c) Scanning electron microscopy (SEM) images, (b) optical microscopy (OM) image, and (d) schematic view of the fabricated Si-NW SB-TFTs. An abrupt NiSi_2/Si Schottky-junction was clearly observed in the SEM image at the bottom.

with a small drain bias ($V_d = 50$ mV), as shown in Fig. 2(a). The device with $L = 3 \mu\text{m}$ was electrically shorted since whole Si-NWs were fully silicided into NiSi_2 (Fig. S1 in the supplementary material). The length of the NiSi_2 silicide was also estimated to be close to $3 \mu\text{m}$ from the linear relationship between gate-to-channel capacitance (C_{gc}) and L in a previous work.²⁵ Very long channel




FIG. 2. (a) Transfer curves of Si-NW SB-TFTs with varying L and a small $V_d = 50$ mV. A long L device showed a p-type unipolar switching characteristic, while an ambipolar behavior was observed in a short length device. (b) Normalized g_m for different nanowire lengths L . A long L device showed a peak and degradation behavior as increasing V_{gf} , while a continuously increased trend was observed in a short length device.

device ($L = 16 \mu\text{m}$) showed a p-type unipolar transistor characteristic. Although the Si-NW is not intentionally doped during the CVD growth process, the Si-NW channel could still be electrostatically turned into p-type due to the electrostatic force from interface charges and the work function difference between the gate metal and the Si-NW. A Schottky-barrier (SB) is created from the $\text{NiSi}_2/\text{Si-NW}$ hetero-junctions, and the SB height for electrons ($q\Phi_{Be} \approx 0.66$ eV) is greater than that for holes ($q\Phi_{Bh} \approx 0.46$ eV) since the Fermi level of NiSi_2 is closer to the valence band of the Si-NW.²¹ The surface potential of the silicon is pinned leading to fixed SB at the S/D sides in the long channel device that favors the injection of holes. The hole concentration within the channel is controlled by the control gate voltage V_{gf} . Interestingly, the n-branch due to electron conduction appears and increases as the channel length L is reduced. Finally, a typical ambipolar behavior was observed in the device having a device length of $L = 4 \mu\text{m}$, where the $\text{NiSi}_2/\text{Si-NW}$ junctions are fully covered by the front-gate electrode (Fig. S1 in the supplementary material). The surface potential of the silicon nanowire is no longer fixed in the device with $L = 4 \mu\text{m}$, where there is no ungated extension region. The injection probability of holes through SB is raised for $V_{gf} < 0$. The injection of electrons is also enhanced due to the thinned SB width for electrons in the case of $V_{gf} > 0$. The SB junction is not governed by V_{gf} when the effective extension length (L_{ext_eff}) between $\text{NiSi}_2/\text{Si-NW}$ interface and the edge of front-gate electrode is sufficiently long. However, the electric-field (E-field) from the gate can influence the $\text{NiSi}_2/\text{Si-NW}$ interface in the device with a short L_{ext_eff} and the SB junction is modulated by the gate voltage V_{gf} .

In addition, the L dependent transconductance (g_m) of Si-NW SB-TFTs was investigated. Figure 2(b) shows g_m normalized to its maximum value for different L values. The g_m of a typical SB transistors without the extension part continually increased as increasing $|V_{gf}|$ due to the enhanced hole injection through the reduced




FIG. 3. Numerically simulated potential distribution along the Si-NW extension with an extension length of 100 and 500 nm lengths.

width of the SB (see the black and red curves of the device with $L = 4$ and $5 \mu\text{m}$). The g_m of a long L device with considerable extension and fixed SB in the not gated area shows a peak and degradation behavior for further increasing $|V_{\text{gf}}|$ due to an invariant injection of holes, surface roughness scattering, and the extension resistance.^{25–27}

Figure 3 shows the simulated potential distribution along the Si-NW extension for different device lengths. FlexPDE software (PDE solutions, Inc.) based on the finite element method was used for the numerical simulations. The potential distribution according to bias conditions was simulated with solving the Poisson equations, and FlexPDE scripts were used for the calculation. The detailed structure and boundary condition for the simulation were described Fig. S2 in the [supplementary material](#). In the case of




FIG. 4. (a) Schematic of a device with short and long extension length. (b) Normalized $R_{\text{ext_eff}}$ vs V_{gf} with the short and the long extension lengths extracted by using the simple subtraction method described Fig. S3 in the [supplementary material](#).




FIG. 5. Current-voltage (I - V) contour transport-maps of Si-NW SB-TFTs with different device lengths (L). (a) $L = 4 \mu\text{m}$, (b) $L = 6 \mu\text{m}$, and (c) $L = 16 \mu\text{m}$. A typical behavior of an ambipolar SB transistor is observed for $L = 4 \mu\text{m}$ (a). A pronounced drain-bias dependence of the electron dominant conduction is observed in the device with intermediate $L = 6 \mu\text{m}$ (b). Only hole carrier dominant conduction is shown for the device with the long length $L = 16 \mu\text{m}$ (c).

relatively long extension ($L_{\text{ext_eff}} = 500 \text{ nm}$), the potential distribution changes smoothly along the extension region. On the other hand, for a short extension ($L_{\text{ext_eff}} = 100 \text{ nm}$), the E-field from the V_{gf} resulted in a faster changing potential-gradient between the $\text{NiSi}_2/\text{Si-NW}$ hetero-junction and the edge of the front-gate. Therefore, the potential is also affected even near the hetero-

junction in the case of the short extension, and that results in the most pronounced ambipolar characteristics of the device with $L = 4 \mu\text{m}$ in Fig. 2(a).

V_{gf} effect on the resistance value of the Si-NW extension ($R_{\text{ext_eff}}$) was discussed in Fig. 4. The total resistance ($R_{\text{tot}} = V_d/I_d$) of the Si-NW SB-TFTs can be determined by $R_{\text{ch}} + 2 \times (R_{\text{ext_eff}} + R_{\text{NiSi}})$,




FIG. 6. Reconfigurable transfer curves for (a) p-type and (b) n-type switching operations with $V_d = 50 \text{ mV}$ and different back gate voltages for a single Si-NW SB-TFTs with $L = 16 \mu\text{m}$, having an additional back-side gate to control the polarity where a voltage of V_{gb} is applied. The corresponding band diagrams for p-type and n-type operations are shown in (c) and (d), respectively. (e) Schematic device structure of a device with top gate and an additional back gate.

where R_{ch} and R_{NiSi_2} are the resistance values of the active channel ($L_{\text{ch}} = 2 \mu\text{m}$) and the NiSi_2 , respectively. Therefore, the normalized $R_{\text{ext_eff}}$ [$R_{\text{ext_eff}}/R_{\text{ext_eff}}(V_{\text{gf}} = -5 \text{ V})$] vs V_{gf} as a function of the extension length was extracted by using a simple subtraction method (Fig. S3 in the supplementary material), and the result is shown in Fig. 4(b). $R_{\text{ext_eff}}$ with short extension was continuously decreasing for increasing $|V_{\text{gf}}|$, while the external resistance with long extension seems to maintain a constant value regardless of V_{gf} . These behaviors are consistent with the simulated potential distributions from Fig. 3. Most of the Si-NW extension in the device with a short length is affected by V_{gf} and the hole carrier concentration in the Si-NW extension region is increased by the E-field created from a negative V_{gf} . In addition, the probability of hole injection through the $\text{NiSi}_2/\text{Si-NW}$ hetero-junction is raised by thinning the effective SB by the E-field created from V_{gf} . These results give rise to a reduction of $R_{\text{ext_eff}}$ for higher $|V_{\text{gf}}|$ in the short length device.

I - V contour transport-maps of Si-NW SB-TFTs were obtained for different L values to understand easily the dominant conduction mechanism by varying V_{d} as well as V_{gf} .^{25,26,28} The I - V map of the device with $L = 4 \mu\text{m}$ displayed a typical behavior of an ambipolar SB transistor as shown in Fig. 5(a).^{25,28} The electron and the hole dominant conduction regime can be clearly distinguished by the dotted black line. The thermionic-emission (TE) and field-emission (FE) dominant conduction regimes can also be identified in the blue and red area of the I - V map, respectively. The activation energy (E_{ac}) map from the temperature dependent I - V map confirmed the conclusions from previous work.²⁸ For the device with a long $L = 16 \mu\text{m}$, the I - V map showed only hole carrier dominant

conduction in the whole bias-range as can be seen in Fig. 5(c). Interestingly, in the case of the device with intermediate $L = 6 \mu\text{m}$, the drain-bias dependence of the electron dominant conduction can be observed in Fig. 5(b). A p-type transistor operation with negligible electron conduction was obtained when $|V_{\text{d}}|$ is small. However, as increasing $|V_{\text{d}}|$, the electron conduction was getting pronounced and an ambipolar transfer curve results at high $|V_{\text{d}}|$. This is most probably due to the enhanced electron injection from the source (when $V_{\text{d}} > 0$) or drain (when $V_{\text{d}} < 0$), induced by both V_{d} and V_{gf} .

A clear reconfigurable operation was successfully demonstrated by applying a back-side gate voltage (V_{gb} , additional polarity gate) on a single physical device with $L = 16 \mu\text{m}$, as shown in Fig. 6. The polarity of the switching characteristics can be tuned by controlling the effective SB width at the S/D sides using the V_{gb} , and V_{gf} dominates the potential barrier and carrier concentration of the Si-NW below the gated channel area L_{ch} .^{20,22} A negative V_{gb} reduces the effective SB width for holes and increases the injection of holes through the thinned SB (p-type operation). The potential barrier created by the negative V_{gb} completely suppresses the electron injection at the same time. In contrast, a positive V_{gb} reinforces the electron injection through the thinned SB for electrons (n-type operation). The energy band diagrams as illustrated in Figs. 6(c) and 6(d) explain the unique operation mechanism of the polarity-controlled Si-NW SB-TFTs.

The V_{gb} can also result in an electrostatic-doping of the Si-NW including the extension area. This introduces a variation of the series resistance (R_{sd}) and the threshold voltage (V_{th}) of the




FIG. 7. (a) V_{gb} dependent transconductance (g_m), (b) series resistance (R_{sd}), and (c) threshold voltage extracted by the Y-function method with varying V_{gb} of the p-branch in the Si-NW SB-TFTs with $L = 16 \mu\text{m}$.

Si-NW SB-TFTs. Figure 7(a) shows the V_{gb} dependent transconductance (g_m) of the p-branch from Fig. 6(a). The maximum g_m at the peak is related to the intrinsic carrier mobility in the devices.^{29,30} For a decreasing V_{gb} from -10 to -30 V, the g_m value at the peak increased possibly due to a reduced R_{sd} effect. Further decreasing V_{gb} accumulates more holes in the extension regime and this decreases the resistance value of the extension which is a

major part of R_{sd} . R_{sd} can be estimated by using the Y-function method according to³¹

$$Y = \frac{I_d}{\sqrt{g_m}} = \sqrt{\beta V_d} \times (V_{gf} - V_{th}), \quad (1)$$

where β is the conductance gain. Linear slopes in the Y-function




FIG. 8. Reconfigurable operation of the device with intermediate $L = 6 \mu\text{m}$ with short extension. (a) Transfer characteristics p-type for different negative values of V_{gb} and (b) transfer characteristics for different positive voltages of V_{gb} . For negative V_{gb} , p-type and for positive V_{gb} , ambipolar behavior are observed. The corresponding band diagrams for p-type and ambipolar operation are shown in (c) and (d), respectively. (e) A schematic device structure of a device with top gate and an additional back gate.

plot with varying V_{gb} can be seen in Fig. S4 in the [supplementary material](#). Then, the series resistance R_{sd} was extracted from the following equation:

$$R_{sd} \approx \left(\frac{\beta V_d}{I_d} - \frac{1}{V_{gf} - V_{th}} \right) / \beta. \quad (2)$$

Indeed, the extracted R_{sd} was reduced as decreasing V_{gb} as shown in Fig. 7(b). The threshold voltage was also determined from the Y-function equation, and the V_{th} increased as decreasing V_{gb} in Fig. 7(c). More positive charges (hole carriers) in the Si-NW are initially accumulated when further decreasing V_{gb} . These holes make it easier to reach the on-state of the device at a lower $|V_{gf}|$.

Figure 8 finally shows the V_{gb} induced reconfigurable operation of the device with an intermediate $L = 6 \mu\text{m}$ having a short extension. Although the effective SB width at the S/D is influenced by both V_{gf} and V_{gb} in the device, a perfect p-type switching operation was exhibited in Fig. 8(a) when V_{gb} is negative. However, ambipolar characteristics were observed in Fig. 8(b) for positive V_{gb} since the injection probability for both electrons and holes through the SB is modulated by V_{gf} at positive V_{gb} . The asymmetric drain current behavior at the same absolute $|V_{gb}|$ between p-FET and ambipolar-FET is due to different values of the initial SB height for electrons and holes at the NiSi₂/Si junctions. Moreover, a negligible V_{gb} effect on the transfer curves is measured in the device with short $L = 4 \mu\text{m}$, where the front-gate covers the whole SB junctions (Fig. S5 in the [supplementary material](#)). The results verified that the controllability of the front-gate (V_{gf}) was stronger than that of back-side gate (V_{gb}) due to the structural features surrounding the Si-NW by the front-gate and the thicker back gate dielectric.³²

CONCLUSIONS

In summary, reconfigurable SB-TFTs based on bottom-up grown Si-NWs have been fabricated, and their electrical performance and transport mechanism were investigated in detail for different device structures and a double gating effect. The Si-NW SB-TFTs with a long effective extension ($L_{\text{ext_eff}}$) showed a p-type unipolar transfer curve and a degradation of g_m at high $|V_{gf}|$, while an ambipolar-like behavior and continually increased g_m even at high $|V_{gf}|$ were observed in the device with a short extension. The NiSi₂/Si-NW SB junction at the S/D sides was considerably affected by the E-field created by V_{gf} in the short $L_{\text{ext_eff}}$ device, and those were verified from the results obtained by numerical simulation and the V_{gb} dependent $R_{\text{ext_eff}}$. The device length dependent drain-bias effect was also clearly exhibited in the I - V transport-map of the Si-NW SB-TFTs. In addition, the reconfigurable operation of the Si-NW SB-TFTs with additional back gate voltage V_{gb} (the so-called polarity gate) was significantly influenced by the extension length. Finally, the V_{gb} induced electrostatic-doping effect on the reconfigurable operation of Si-NW SB-TFTs was also connected to the extracted key electrical parameters such as mobility, series resistance, and threshold voltage.

SUPPLEMENTARY MATERIAL

See the [supplementary material](#) for transfer curve of fully silicided Si-NW, FlexPDE scripts, a simple subtraction method for

$R_{\text{ext_eff}}$ extraction, Y-function plots, and transfer curves of a short length device with varying V_{gb} .

EXPERIMENTAL DETAILS

For this work, the Si-NW SB-TFTs were fabricated on highly doped Si (P + +)/SiO₂ (400 nm thick). The contact printing method was used for alignment of chemical vapor deposition (CVD) grown Si-NWs in a parallel array, and approximately 8 nm thick SiO₂ shell surrounding Si-NWs was formed by a rapid thermal annealing process (RTP). Ni electrodes with interdigitated shape were defined by a photo-lithography process for S/D formation. Then, Schottky-junction between NiSi₂ and Si-NW at S/D sides was created by the silicidation process under 500 °C for 30 s, and a 20 nm thick Al₂O₃ as gate insulator was deposited by using the atomic layer deposition (ALD) method. Further detail fabrication process and growth mechanism of Si-NWs were explained in previous papers.^{15,25,33} I - V characteristics were obtained by using Keithley 4200 measurement unit, and FlexPDE software (PDE Solution, Inc.) was used for numerical simulations.³⁴ Many transfer curves were recorded by using the measurement system with varying V_{gf} and V_d , and then I - V maps were obtained by converting as-measured data into a contour plot.²⁵

AUTHORS' CONTRIBUTIONS

D.-Y.J. and S.J.P. contributed equally to this work.

ACKNOWLEDGMENTS

This work was supported by the DFG projects Repronano II (Nos. WE 4853/1-2, WE 4853/1-3, and MI 1247/6-2), the DFG cluster of Excellence Center for Advancing Electronics Dresden (CfAED), Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (Nos. 2016R1A6A3A11933511 and NRF-2017M3A7B4049167), the Future Semiconductor Device Technology Development Program (No. 10067739) funded by Ministry of Trade, Industry and Energy (MOTIE), Korea Semiconductor Research Consortium (KSRC), the Korea Institute of Science and Technology (KIST) Institutional Program, and a Korea University Grant.

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

- 1A. Veloso, P. Matagne, E. Simoen, B. Kaczer, G. Eneman, H. Mertens, D. Yakimets, B. Parvais, and D. Moccia, *J. Phys.: Condens. Matter* **30**(38), 384002 (2018).
- 2M. Saremi, A. Afzali-Kusha, and S. Mohammadi, *Microelectron. Eng.* **95**, 74–82 (2012).
- 3R. M. Imenabadi, M. Saremi, and W. G. Vandenberghe, *IEEE Trans. Electron Devices* **64**(11), 4752–4758 (2017).
- 4R. M. I. Abadi and M. Saremi, *J. Electron. Mater.* **47**(2), 1091–1098 (2018).
- 5M. Badaroglu, see <https://irds.ieee.org/editions/2020> for “More Moore” (2020).
- 6W. Zeng, L. Shu, Q. Li, S. Chen, F. Wang, and X. M. Tao, *Adv. Mater.* **26**(31), 5310–5336 (2014).

- ⁷X. Duan, C. Niu, V. Sahi, J. Chen, J. W. Parce, S. Empedocles, and J. L. Goldman, *Nature* **425**(6955), 274–278 (2003).
- ⁸X. Duan, *IEEE Trans. Electron Devices* **55**(11), 3056–3062 (2008).
- ⁹G. Zheng, F. Patolsky, Y. Cui, W. U. Wang, and C. M. Lieber, *Nat. Biotechnol.* **23**(10), 1294–1301 (2005).
- ¹⁰J. Appenzeller, J. Knoch, M. T. Bjork, H. Riel, H. Schmid, and W. Riess, *IEEE Trans. Electron Devices* **55**(11), 2827–2845 (2008).
- ¹¹J. Knoch, M. Zhang, J. Appenzeller, and S. Mantl, *Appl. Phys. A* **87**(3), 351–357 (2007).
- ¹²N. Dellas, C. J. Schuh, and S. E. Mohny, *J. Mater. Sci.* **47**(17), 6189–6205 (2012).
- ¹³J. M. Larson and J. P. Snyder, *IEEE Trans. Electron Devices* **53**(5), 1048–1058 (2006).
- ¹⁴J. Zhang, M. De Marchi, P.-E. Gaillardon, and G. De Micheli, paper presented at the 2014 IEEE International Electron Devices Meeting, 2014.
- ¹⁵S. Pregl, F. Zörgiebel, L. Baraban, G. Cuniberti, T. Mikolajick, C. Richter and W. Weber, paper presented at the IEEE 2013 Sensors, 2013.
- ¹⁶J. Wang, F. Shen, Z. Wang, G. He, J. Qin, N. Cheng, M. Yao, L. Li, and X. Guo, *Angew. Chem.* **126**(20), 5138–5143 (2014).
- ¹⁷F. M. Zörgiebel, S. Pregl, L. Römhildt, J. Opitz, W. Weber, T. Mikolajick, L. Baraban, and G. Cuniberti, *Nano Res.* **7**(2), 263–271 (2014).
- ¹⁸D. Karanashenko, B. Ibarlucea, S. Lee, G. Lin, L. Baraban, S. Pregl, M. Melzer, D. Makarov, W. M. Weber, and T. Mikolajick, *Adv. Healthcare Mater.* **4**(10), 1517–1525 (2015).
- ¹⁹W. M. Weber, A. Heinzig, J. Trommer, D. Martin, M. Grube, and T. Mikolajick, *Solid State Electron.* **102**, 12–24 (2014).
- ²⁰T. Mikolajick, A. Heinzig, J. Trommer, T. Baldauf, and W. M. Weber, *Semicond. Sci. Technol.* **32**(4), 043001 (2017).
- ²¹A. Heinzig, S. Slesazek, F. Kreupl, T. Mikolajick, and W. M. Weber, *Nano Lett.* **12**(1), 119–124 (2012).
- ²²T. Ernst, *Science* **340**(6139), 1414–1415 (2013).
- ²³C. Navarro, S. Barraud, S. Martinie, J. Lacord, M.-A. Jaud, and M. Vinet, paper presented at the 2016 Joint International EUROSIOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSIOI-ULIS), 2016.
- ²⁴S. Rai, J. Trommer, M. Raitza, T. Mikolajick, W. M. Weber, and A. Kumar, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **27**(3), 560–572 (2018).
- ²⁵D.-Y. Jeon, S. Pregl, S. J. Park, L. Baraban, G. Cuniberti, T. Mikolajick, and W. M. Weber, *Nano Lett.* **15**(7), 4578–4584 (2015).
- ²⁶D.-Y. Jeon, J. Zhang, J. Trommer, S. J. Park, P.-E. Gaillardon, G. De Micheli, T. Mikolajick, and W. M. Weber, *J. Appl. Phys.* **121**(6), 064504 (2017).
- ²⁷S.-J. Choi, C.-J. Choi, J.-Y. Kim, M. Jang, and Y.-K. Choi, *IEEE Trans. Electron Devices* **58**(2), 427–432 (2011).
- ²⁸D.-Y. Jeon, T. Baldauf, S. J. Park, S. Pregl, L. Baraban, G. Cuniberti, T. Mikolajick, and W. M. Weber, paper presented at the 2017 47th European Solid-State Device Research Conference (ESSDERC), 2017.
- ²⁹D.-Y. Jeon, S. J. Park, M. Mouis, S. Barraud, G.-T. Kim, and G. Ghibaudo, *Appl. Phys. Lett.* **105**(26), 263505 (2014).
- ³⁰B. Szelag and F. Balestra, *Electron. Lett.* **34**(18), 1793–1794 (1998).
- ³¹G. Ghibaudo, *Electron. Lett.* **24**(9), 543–545 (1988).
- ³²S. J. Park, D.-Y. Jeon, L. MontRs, S. Barraud, G.-T. Kim, and G. Ghibaudo, *Microelectron. Eng.* **114**, 91–97 (2014).
- ³³S. Pregl, A. Heinzig, L. Baraban, G. Cuniberti, T. Mikolajick, and W. M. Weber, *IEEE Trans. Nanotechnol.* **15**(3), 549–556 (2016).
- ³⁴D.-Y. Jeon, *AIP Adv.* **10**(9), 095118 (2020).