## CVD-GFETs with Record-small Hysteresis Owing to 2nm Epitaxial CaF<sub>2</sub> Insulators

Yu.Yu. Illarionov<sup>1,2</sup>, B. Uzlu<sup>3,4</sup>, T. Knobloch<sup>1</sup>, A.G. Banshchikov<sup>2</sup>, V. Sverdlov<sup>1</sup>, M.I. Vexler<sup>2</sup>, N.S. Sokolov<sup>2</sup>, M. Waltl<sup>1</sup>, Z. Wang<sup>3</sup>, D. Neumaier<sup>3</sup>, M. Lemme<sup>3,4</sup>, and T. Grasser <sup>1</sup>

<sup>1</sup>TU Wien, Austria <sup>2</sup>Ioffe Institute, Russia <sup>3</sup>AMO GmbH, Germany <sup>4</sup>RWTH Aachen University, Germany

**Introduction:** Graphene is a promising material with numerous properties [1] which can be exploited in optoelectronics [2] and sensors [3]. Many of these devices require high-quality insulators to either form graphene FETs (GFETs) [2,3] or otherwise protect graphene. Previously used amorphous oxides contain numerous border traps [4] which cause severe hysteresis and long-term drifts of the gate transfer characteristics [5]. As a promising alternative, here we demonstrate GFETs with 2nm thick CaF<sub>2</sub> insulators previously used in the most stable MoS<sub>2</sub> FETs reported so far [6]. CaF<sub>2</sub> is an ionic crystal insulator with good dielectric properties ( $\varepsilon = 8.43$ ,  $E_g = 12.1 \,\text{eV}$ ) which forms quasi van der Waals interfaces with 2D materials [7]. We examine >100 GFETs with different sizes and perform a detailed study of the hysteresis dynamics which is used as the key figure of merit to benchmark the device stability. After minimizing the impact of non-insulator defects by annealing at 175°C, we demonstrate that the stable clockwise hysteresis in our GFETs with CaF<sub>2</sub> is orders of magnitude smaller than in GFETs and MoS<sub>2</sub> FETs with SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>.


**Devices:** Our devices are single-layer GFETs fabricated by conventional photolithography on Si/CaF<sub>2</sub> substrates (Fig.1a) prepared by our established molecular beam epitaxy method at  $250^{\circ}$ C [8]. To avoid leakage currents from large contact pads, they have been isolated with  $10\,\mathrm{nm}$  Al<sub>2</sub>O<sub>3</sub> grown by plasma assisted atomic layer deposition just before sputtering of the  $25\,\mathrm{nm}$  Pd electrodes. Next, a commercial CVD-graphene was transferred onto the substrate by a PMMA assisted method and patterned by oxygen plasma. The obtained arrays contain hundreds of GFETs with channel dimensions ( $L\times W$ ) from  $160\,\mu\mathrm{m}\times100\,\mu\mathrm{m}$  down to  $9\,\mu\mathrm{m}\times3\,\mu\mathrm{m}$ . Typical  $I_D$ - $V_G$  characteristics (Fig.1b) exhibit relatively high currents up to  $32\,\mu\mathrm{A}/\mu\mathrm{m}$  within few Volts operation range due to the highly downscaled thickness of the gate insulator at only  $2\,\mathrm{nm}$ . The  $I_D$ - $V_D$  characteristics (Fig.1c) show good current control with some kinks typical for ambipolar GFETs. We have also fabricated similar back-gated GFETs on Si substrates with  $90\,\mathrm{nm}$  SiO<sub>2</sub> and  $36\,\mathrm{nm}$  Al<sub>2</sub>O<sub>3</sub> to serve as a reference for comparison of the hysteresis.

Results and Discussions: In Fig.2a we show that already at this early stage of research many GFETs with very similar  $I_D$ - $V_G$  characteristics can be obtained. The analysis of  $I_{Dirac}$  vs.  $V_{Dirac}$  distributions for 116 studied devices (Fig.2b) shows that the variability is stronger for smaller channels which are likely more affected by grain boundaries in CVD-graphene. In Fig.3 we analyze the hysteresis dynamics in GFETs with  $80 \,\mu\text{m} \times 50 \,\mu\text{m}$  channels. Among five selected devices, there is one "Golden" which exhibits considerably higher  $I_D$  (Fig.3a), likely because of fewer grain boundaries within the channel. The hysteresis width ( $\Delta V_H$ ) vs. reciprocal sweep time ( $1/t_{sw}$ ) dependences [9] measured for these GFETs are shown in Fig.3b. All devices exhibit switching of the hysteresis from counteclockwise at faster sweeps to clockwise at slower sweeps. Remarkably, the hysteresis is much less pronounced for the "Golden" GFET which may thus serve as a benchmark for further technology improvement. To understand the origin of the observed hysteresis dynamics, we perform a similar analysis on smaller devices. The results shown in Fig.4 suggest that despite the overall variability in  $\Delta V_H(1/t_{sw})$  curves, some devices with different sizes may have nearly identical hysteresis dynamics. Thus, this variability is not directly related to the channel dimensions but rather to the local quality of the channel. At the same time, it is remarkable that some of these smaller GFETs exhibit a counterclockwise hysteresis even at slow sweeps, while the others have purely clockwise hysteresis which increases for slow sweeps.

In Fig.5 we analyze the observed difference in hysteresis dynamics by examining GFETs with counterclockwise (Device 1) and clockwise (Device 2) hysteresis at different T up to  $175^{\circ}$ C and back at  $25^{\circ}$ C after few days of annealing at  $175^{\circ}$ C. Indeed, the counterclockwise hysteresis can be considerably suppressed, which makes the initially different  $\Delta V_{\rm H}(1/t_{\rm sw})$  traces of two GFETs nearly identical after annealing. This suggests that the counterclockwise hysteresis is likely due to some adsorbates trapped at the grain boundaries, thus being less pronounced for GFETs with more homogeneous channels which explains the initial variability. Thus, the true hysteresis coming from charge trapping by border defects in CaF<sub>2</sub> is the clockwise one which we observe after annealing. In Fig.6 we benchmark these  $\Delta V_{\rm H}(1/t_{\rm sw})$  traces normalized by the insulator field factor against the results measured for MoS<sub>2</sub> FETs with SiO<sub>2</sub> [10] and CaF<sub>2</sub> [6], and also our reference GFETs with SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>. Indeed, owing to the low defect density in crystalline CaF<sub>2</sub>, the hysteresis in our GFETs is orders of magnitude smaller than in devices with oxides, just like in MoS<sub>2</sub>/CaF<sub>2</sub> FETs [6].

**Conclusions:** We fabricated hundreds of CVD-GFETs with 2 nm epitaxial CaF<sub>2</sub> insulators and performed an in depth study of the hysteresis. Our results show that while the grainy structure of the channel may introduce variability in device performance and hysteresis dynamics, a vacuum anneal at  $175^{\circ}$ C results in record-small hysteresis. This confirms that the use of thin crystalline CaF<sub>2</sub> is a promising way to enable stable GFETs for sensors and optoelectronics.

[1] K. Novoselov *et al.*, Science **306**, 666 (2004). [2] . [3] A. Béraud *et al.*, Analyst **146**, 403 (2021). [4] D. Fleetwood, IEEE Trans. Nucl. Sci. **39**, 269 (1992). [5] Y. Illarionov *et al.*, Nat. Commun. **11**, 3385 (2020). [6] Y. Illarionov *et al.*, Nat. Electron. **2**, 230 (2019). [7] A. Koma *et al.*, Appl. Surf. Sci. **41**, 451 (1990). [8] Y. Illarionov *et al.*, J. Appl. Phys. **115**, 223706 (2014). [9] Y. Illarionov *et al.*, 2D Mater. **3**, 035004 (2016). [10] Y. Illarionov *et al.*, IEEE Electron. Dev. Lett. **38**, 1763 (2017).



GFETs with 2nm CaF<sub>2</sub> insulators. (b) Typical  $I_{\rm D}$ - $V_{\rm G}$  characteristics of these devices. The inset shows that the gate leakage current through our




Fig. 1: (a) Schematic structure of our back-gated Fig. 2: (a)  $I_D$ - $V_G$  characteristics of 11 similar GFETs with  $80\mu m \times 50\mu m$ channels selected from our total statistics of 116 devices with different channel dimensions. (b) The distribution of  $I_{Dirac}$  vs.  $V_{Dirac}$  for all 116 devices; the number of devices with the corresponding channel dimension thin CaF<sub>2</sub> layers is small compared to the drain is marked in brackets in the legend. The measurements have been done current. (c) The  $I_D$ - $V_D$  characteristics measured before any annealing step, and some smaller devices have a more positive for the same GFET exhibit some ambipolar kinks.  $V_{\text{Dirac}}$  (for those GFETs we used  $V_{\text{G}}$  sweep range from 0 to 4 V).




Fig. 3: (a) Double sweep  $I_D$ - $V_G$  characteristics of 5 GFETs with  $80\mu \text{m} \times 50\mu \text{m}$  channels measured using ultra-slow sweeps with  $S = 0.002 \,\text{V/s}$ . Among these devices, there is one "Golden" device with considerably larger current and near-zero  $V_{\rm Dirac}$ . (b) The  $\Delta V_{\rm H}$  vs.  $1/t_{\rm sw}$  dependences for the same GFETs. Compared to typical devices, the "Golden" device has smaller clockwise hysteresis at slow sweeps and almost no counterclockwise hysteresis at fast sweeps.




Fig. 4: (a) Double sweep  $I_D$ - $V_G$  characteristics of GFETs with  $40\mu\text{m}\times20\mu\text{m}$  (top) and  $9\mu\text{m}\times3\mu\text{m}$  (bottom) channels measured with different sweep rates. The hysteresis dynamics observed for these two devices are very similar. (b) The  $\Delta V_{\rm H}$  vs. 1/t<sub>sw</sub> dependences for 7 GFETs with different channel dimensions. While there is some variability in the hysteresis dynamics, some devices with different sizes have identical hysteresis and thus this effect is independent of the channel dimensions.





Fig. 5: (a) Double sweep  $I_D$ - $V_G$  characteristics measured at  $T = 25^{\circ}$ C, 175°C and Fig. 6: The normalized clockwise hys- $25^{\circ}$ C after annealing using S = 0.002 V/s. Initially Device 1 (top) exhibited counterclockwise and Device 2 (bottom) clockwise hysteresis. (b) At 100°C and then 175°C the counterclockwise hysteresis in Device 1 is strongly suppressed (left), and after annealing at 175°C both devices exhibit similar clockwise hysteresis (right).



teresis in our GFETs with CaF2 is orders of magnitude smaller than in all devices with oxides, being similar to previously studied MoS<sub>2</sub> FETs with 2nm CaF<sub>2</sub>.