[Back]


Diploma and Master Theses (authored and supervised):
J. Vilanek:
"Synthese eines SAB-R3223 in VHDL und State Charts"; Institut für Technische Informatik, 1997.

Created from the Publication Database of the Vienna University of Technology.