Publications in Scientific Journals:

H. Kopetz, G. Bauer:
"The Time-Triggered Architecture";
Proceedings of the IEEE, 91 (2003), 1; 112 - 126.

English abstract:
The Time-Triggered Architecture (TTA) provides a computing infra-structure for the design and implementation of dependable distributed embedded systems. A large real-time application is decomposed into nearly autonomous clusters and nodes and a fault-tolerant global time base of known precision is generated at every node. In the TTA this global time is used to precisely specify the interfaces among the nodes, to simplify the communication and agreement protocols, to perform prompt error detection, and to guarantee the timeliness of real-time ap-plications. The TTA supports a two-phased design methodology, archi-tecture design and component design. During the architecture design phase the interactions among the distributed components and the inter-faces of the components are fully specified in the value domain and in the temporal domain. In the succeeding component implementation phase the components are built, taking these interface specifications as constraints. This two-phased design methodology is a prerequisite for the composability of applications implemented in the TTA and for the reuse of pre-validated components within the TTA. This paper presents the architecture model of the TTA, explains the design rational, dis-cusses the time-triggered communication protocols TTP/C and TTP/A, and illustrates how transparent fault-tolerance can be implemented in the TTA.

Electronic version of the publication:

Created from the Publication Database of the Vienna University of Technology.