[Back]

M. Delvai, U. Eisenmann, W. Elmenreich:
"A Generic Architecture for Integrated Smart Transducers";
Lecture Notes in Computer Science, 2778 (2003), 733 - 744.

A smart transducer network hosts various nodes with different functionality. Our approach offers the possibility to design different
smart transducer nodes as a system-on-a-chip within the same platform. Key elements are a set of code compatible processor cores which can be equipped with several extension modules. Due to the fact that all processor cores are code compatible, programs developed for one node run on all other nodes without any modification. A well-defined interface between processor cores and extension modules ensures that all modules can be used with every processor type. The applicability of the proposed approach is shown by presenting our experiences with the implementation of a smart transducer featuring the processor core and a UART extension module on an FPGA.