Talks and Poster Presentations (with Proceedings-Entry):

M Függer, T. Handl, A. Steininger, J. Widder, C. Tögel:
"An Efficient Test for a Transition Signalling based Up-/Down-Counter";
Poster: Austrochip, Wien; 2006-10-11; in: "Austrochip Mikroelektroniktagung", (2006), 55 - 62.

English abstract:
This paper reports on a formal model for testing transition signalling logic in presence of (multiple) stuck-at faults and how this model can be applied to an Up-/Down-Counter Module. The Counter forms a key element in the fault-tolerant distributed clock generation circuit developed in the course of our DARTS (Distributed Algorithms for Robust Tick Synchronization) project, but is sufficiently general to be of interest for other transition signalling circuits, too. We point out the particular problems of testing a self-timed logic module and devise a very efficient test with 100% coverage for our Counter Module.

Online library catalogue of the TU Vienna:

Related Projects:
Project Head Andreas Steininger:
Verteilte Algorithmen für robuste Takt-Synchronisation

Created from the Publication Database of the Vienna University of Technology.