[Back]

D. Ebner, F. Brandner, A. Krall:
"Leveraging Predicated Execution for Multimedia Processing";
Talk: Workshop on Embedded Systems for Real-Time Multimedia, Salzburg; 2007-10-04 - 2007-10-05; in: "2007 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia", S. Samarjit Chakraborty (ed.); IEEE, (2007), ISBN: 978-1-4244-1654-7; 85 - 90.

Modern compression standards such as H. 264, DivX, or VC-1 provide astonishing quality at the costs of steadily increasing processing requirements. Therefore, efficient solutions for mobile multimedia devices have to effectively leverage instruction level parallelism (ILP), which is often achieved by the deployment of EPIC (Explicitly Parallel Instruction Computing) architectures. A characteristical architectural feature to increase the available ILP in the presence of control flow is predicated execution. Compilers targeting those hardware platforms are responsible to carefully convert control flow into conditional/predicated instructions ¿ a process called if-conversion. We describe an effective if-conversion algorithm for the CHILI ¿ a novel hardware architecture specifically designed for digital video processing and mobile multimedia consumer electronic. Several architectural characteristics such as the lack of branch prediction units, large delay slots, and the provided predication model are significantly different from previous work, typically aiming mainstream architectures such as Intel Itanium. The algorithm has been implemented for an optimizing compiler based on LLVM. Experimental results using a cycle accurate simulator for the well known benchmark suite MiBench and several multimedia codecs show a speed improvement of about 18% on average. On the same programs, our compiler achieves a speedup of 21% in comparison to the existing code generator based on gcc.

Predicated Execution, If-Conversion, VLIW

http://dx.doi.org/10.1109/ESTMED.2007.4375809

http://publik.tuwien.ac.at/files/pub-inf_4922.pdf