Vorträge und Posterpräsentationen (mit Tagungsband-Eintrag):

F. Seitner, R. Schreier, M. Bleyer, M. Gelautz:
"A Macroblock-level Analysis on the Dynamic Behaviour of an H.264 Decoder";
Vortrag: ISCE 2007, Dallas; 20.06.2007 - 23.06.2007; in: "Proceedings of ISCE 2007", IEEE, (2007), S. 1 - 5.

Kurzfassung englisch:
This work targets the optimization of multi-processor H.264 decoder implementations. We have extended the simulator of a multi-core VLIW media processor to enable cycle-accurate function profiling on a sub-macroblock level, which allows measuring the effects of coding modes on the computational complexity with very fine granularity. This knowledge helps the system designer to optimize the system performance and memory sizes to reduce system costs.

H.264 decoder, dynamic behaviour, multi-processor implementation

Elektronische Version der Publikation:

Erstellt aus der Publikationsdatenbank der Technischen Universitšt Wien.