Talks and Poster Presentations (with Proceedings-Entry):
F. Seitner, M. Bleyer, M. Gelautz:
"Development of Multi-Core Video Decoding Platforms based on High-Level Architecture Simulations";
Talk: Junior Scientist Conference 2008,
- 2008-11-18; in: "Proc. of the JSC 2008",
The high computational demands of state-of-the-art video coding standards such as H.264 pose serious challenges on strongly resource-restricted architectures. For reaching the performance specifications, specialized multi-core architectures for video processing are becoming more and more popular. In this work, we introduce an high-level simulator for supporting the development of such decoding platforms. Our system combines all available information such as hardware measurements, profilings and human expertise. Based on this input, the behaviour of the final architecture running a parallel video decoder is estimated. Using this information, adaptations of the current hardware or software design can be done. The simulator shall aid in developing efficient and application-optimized decoding systems.
Multimedia, Processor, SoC, Video, Decoding, H.264, Multi-Core DSP
Created from the Publication Database of the Vienna University of Technology.