[Zurück]

R. Obermaisser, C. El Salloum, B. Huber, H. Kopetz:
"The Time-Triggered System-on-a-Chip Architecture";
Vortrag: IEEE International Symposium on Industrial Electronics, 2008. ISIE 2008, Cambridge, UK; 30.06.2008 - 02.07.2008; in: "IEEE International Symposium on Industrial Electronics, 2008. ISIE 2008", (2008), ISBN: 978-1-4244-1666-0; S. 1941 - 1947.

It is the objective of the presented System-on-a-Chip (SoC) architecture to provide a predictable integrated execution environment for the component-based design of many different types of embedded applications (e.g., automotive, avionics, consumer electronics). At the core of this architecture is a time-triggered network-on-a-chip for the predictable interconnection of heterogeneous components. A component can be a self-contained computer, including system and application software, an FPGA, or a custom hardware unit. By providing a single uniform interface to all types of components for the exchange of messages, the architecture supports the component-based design of large applications and enables the massive reuse of components. The time-triggered network-on-a-chip offers inherent fault isolation to facilitate the seamless integration of independently developed components, possibly with different criticality levels. Furthermore, mechanisms for integrated resource management support dynamically changing resource requirements (e.g., different operational modes of an application), fault-tolerance, a power-aware system behavior, and the implementation of fault-handling by reconfiguration.

http://dx.doi.org/10.1109/ISIE.2008.4677135