[Back]


Doctor's Theses (authored and supervised):

M. Schlager:
"Interface Design for Hardware-in-the-Loop Simulation of Real-Time Systems";
Supervisor, Reviewer: H. Kopetz, J. Blieberger; Institut 182, 2007; oral examination: 2007-10-09.


Created from the Publication Database of the Vienna University of Technology.