Vorträge und Posterpräsentationen (mit Tagungsband-Eintrag):
M. Jeitler, J. Lechner:
"Speeding up Fault Injection for Asynchronous Logic by FPGA-based Emulation";
Poster: ReConFig 2009 (International Conference on ReConFigurable Computing and FPGAs),
Cancun, Quintana Roo, Mexico;
09.12.2009
- 11.12.2009; in: "ReConFig'09",
CPS,
(2009),
ISBN: 9780769539171;
S. 65
- 70.
Kurzfassung englisch:
While stability and robustness of synchronous circuits becomes increasingly problematic due to shrinking feature sizes, delay-insensitive asynchronous circuits are supposed to provide inherent protection against various fault types. However, results on experimental evaluation and analysis of these fault tolerance properties are scarce, mainly due to the lack of suitable prototyping platforms. Using a soft-core processor as an example, this paper shows how an off-the-shelf FPGA can be used for asynchronous Four State Logic designs, on which future fault injection experiments will be conducted.
"Offizielle" elektronische Version der Publikation (entsprechend ihrem Digital Object Identifier - DOI)
http://dx.doi.org/10.1109/ReConFig.2009.35
Erstellt aus der Publikationsdatenbank der Technischen Universität Wien.