[Back]


Talks and Poster Presentations (with Proceedings-Entry):

G. Barany, A. Prantl:
"Source-Level Support for Timing Analysis";
Talk: 4th International Symposium On Leveraging Applications of Formal Methods, Verification and Validation (ISoLA 2010), Heraklion, Griechenland; 2010-10-18 - 2010-10-20; in: "Leveraging Applications of Formal Methods, Verification and Validation", Lecture Notes in Computer Science, 6416 (2010), 434 - 448.



English abstract:
Timing analysis is an important prerequisite for the design of embedded real-time systems. In order to get tight and safe bounds for the timing of a program, precise information about its control flow and data flow is needed. While actual timings can only be derived from the machine code, many of the supporting analyses (deriving timing-relevant data such as points-to and loop bound information) operate much more effectively on the source code level. At this level, they can use high-level information that would otherwise be lost during the compilation to machine code.
During the optimization stage, compilers often apply transformations, such as loop unrolling, that modify the program´s control flow. Such transformations can invalidate information derived from the source code. In our approach, we therefore apply such optimizations already at the source-code level and transform the analyzed information accordingly. This way, we can marry the goals of precise timing analysis and optimizing compilation.
In this article we present our implementation of this concept within the SATIrE source-to-source analysis and transformation framework. SATIrE forms the basis for the TuBound timing analyzer. In the ALL-TIMES EU FP7 project we extended SATIrE to exchange timing-relevant analysis data with other European timing analysis tools. In this context, we explain how timing-relevant information from the source code level can be communicated to a wide variety of tools that apply various forms of static and dynamic analysis on different levels.

Keywords:
timing analysis, wcet, embedded systems, program analysis, optimization


Electronic version of the publication:
http://publik.tuwien.ac.at/files/PubDat_189376.pdf



Related Projects:
Project Head Raimund Kirner:
Compiler-Unterstützung für Zeitanalyse

Project Head Jens Knoop:
ALL-TIMES: Integration Europäischer Zeitanalyse Technologie

Project Head Andreas Krall:
Optimale Code Erzeugung für explizit parallele Prozessoren


Created from the Publication Database of the Vienna University of Technology.