Publications in Scientific Journals:

A. Steininger, G. Fuchs:
"VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation";
Journal of Electrical and Computer Engineering, Clock/Frequency Generation Circuits and Systems (2011), 936712; 23.

English abstract:
We present a novel approach for the on-chip generation of a fault-tolerant clock. Our method is based on the
hardware implementation of a tick synchronization algorithm from the distributed systems community. We discuss
the selection of an appropriate algorithm, present the refinement steps necessary to facilitate its efficient mapping
to hardware, and elaborate on the key challenges we had to overcome in our actual ASIC implementation. Our
measurement results confirm that the approach is indeed capable of creating a globally synchronized clock in a
distributed fashion that is tolerant to a (configurable) number of arbitrary faults. This property facilitates eliminating
the clock as a single point of failure. Our solution is based on purely asynchronous design, obviating the need for
crystal oscillators. It is capable of adapting to parameter variations as well as changes in temperature and power
supply-properties that are considered highly desirable for future technology nodes.

"Official" electronic version of the publication (accessed through its Digital Object Identifier - DOI)

Related Projects:
Project Head Andreas Steininger:
Verteilte Algorithmen für robuste Takt-Synchronisation

Created from the Publication Database of the Vienna University of Technology.