[Zurück]

D. Schwartz-Narbonne, G. Weissenbacher, S. Malik:
"Parallel Assertions for Architectures with Weak Memory Models";
Vortrag: Automated Technology for Verification and Analysis (ATVA), Thiruvananthapuram, India; 03.10.2012 - 06.10.2012; in: "Automated Technology for Verification and Analysis", Lecture Notes in Computer Science. Springer Verlag., 7561 (2012), ISBN: 978-3-642-33385-9; S. 254 - 268.

Assertions are a powerful and widely used debugging tool in sequential programs, but are ineffective at detecting concurrency bugs. We recently introduced parallel assertions which solve this problem by providing programmers with a simple and powerful tool to find bugs in parallel programs. However, while modern computer hardware implements weak memory models, the sequentially consistent semantics of parallel assertions prevents these assertions from detecting some feasible bugs. We present a formal semantics for parallel assertions that accounts for the effects of weak memory models. This new formal semantics allows us to prove the correctness of two key optimizations which significantly increase the speed of a runtime assertion checker on a set of PARSEC benchmarks. We discuss the probe effect caused by checking these assertions at runtime, and show how our new semantics allows the detection of bugs that were undetectable in the previous semantics.

http://dx.doi.org/10.1007/978-3-642-33386-6_21

Projektleitung Georg Weissenbacher:
Heisenbugs: Auffindung und Erklärung