Talks and Poster Presentations (with Proceedings-Entry):
V. S. Veeravalli, A. Steininger, U. Schmid, T. Polzer:
"Architecture and Design Analysis of a Digital Single-Event Transient/Upset Measurement Chip";
Talk: 15th Euromicro Symposium on Digital System Design: Architectures, Methods and Tools (DSD 2012),
- 2012-09-08; in: "Proceedings 15th Euromicro Symposium on Digital System Design: Architectures, Methods and Tools (DSD'12)",
This paper presents the architecture and a detailed design analysis of a digital measurement chip, which facilitates long-term irradiation experiments of basic asynchronous circuits. It combines radiation targets like Muller C-elements and elastic pipelines as well as standard combinational gates and flip-fops with an elaborate on-chip measurement infrastructure. Major architectural challenges result from the fact that the latter must operate reliably under the same radiation conditions the target circuits are exposed to, without wasting precious die area for a rad-hard design. A measurement architecture based on multiple non-rad-hard counters is used, which we show to be resilient against double faults, as well as many triple and even higher-multiplicity faults. The analysis is done by means of comprehensive fault injection experiments, which are based on detailed Spice models of the circuits in conjunction with a standard double-exponential current injection model for single event transients. We also provide probabilistic calculations of the sustainable particle flow rates, based on the results of a detailed area analysis in conjunction with experimentally determined cross section data for the ASIC implementation technology used. The results confirm that the overall architecture indeed supports significant target hit rates, without exceeding the resilience bound of the measurement infrastructure.
Created from the Publication Database of the Vienna University of Technology.