Talks and Poster Presentations (with Proceedings-Entry):

S Hepp, F. Brandner:
"Splitting Functions into Single-Entry Regions";
Talk: 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), New Delhi, India; 2014-10-12 - 2014-10-17; in: "Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems", (2014), ISBN: 978-1-4503-3050-3; 17:1 - 17:10.

English abstract:
As the performance requirements of today´s real-time systems are
on the rise, system engineers are increasingly forced to optimize
and tune the execution time of real-time software. Apart from
usual optimizations targeting the average-case performance of a
program, the worst-case execution time bound (WCET) delivered
by program analysis tools often has to be improved to meet all the
deadlines and ensure a safe operation of the entire system.
Modern computer architectures pose a significant challenge to
this task due to their high complexity. Out-of-order execution, spec-
ulation, caches, buffers, and branch predictors highly depend on
the execution history and are thus difficult to analyze precisely
for WCET analysis tools. Time-predictable computer architectures
overcome this problems by specifically designed hardware compo-
nents that are amenable to static program analysis.
A recently proposed alternative for caching executable code,
i.e., instructions, is the so-called method cache. Instead of a tra-
ditional block-based cache design, the method cache operates on
larger code blocks under the control of the compiler. Due to its de-
sign, the analysis of the method cache is simplified. At the same
time, such a system now highly depends on the compiler and its
ability to form suitable code blocks for caching.
We propose a simple function splitting technique that derives
a suitable partitioning of the basic blocks in a program, targeting
the method cache of the time-predictable processor Patmos. Our
approach exploits dominance properties to form code regions re-
specting the method cache´s parameters as well as constraints of
Patmos´ instruction set architecture. Experimental results show that
the method cache can be competitive with typical instruction cache
configurations given the right splitting.

function splitting, graph partitioning, method cache, real-time systems, single-entry region

"Official" electronic version of the publication (accessed through its Digital Object Identifier - DOI)

Created from the Publication Database of the Vienna University of Technology.