[Zurück]


Vorträge und Posterpräsentationen (mit Tagungsband-Eintrag):

G. Wang, R. Hasani, Z. Yungang, R. Grosu:
"A Novel Bayesian Network-Based Fault Prognostic Method for Semiconductor Manufacturing Process";
Vortrag: 2017 Annual IEEE Industrial Electronics Society´s 18th International Conference on Industrial Technology (ICIT 2017), Toronto, ON, Canada; 22.03.2017 - 25.03.2017; in: "Proceedings of the 2017 Annual IEEE Industrial Electronics Society´s 18th International Conference on Industrial Technology (ICIT 2017)", IEEE, (2017), ISBN: 978-1-5090-5321-6; S. 1450 - 1454.



Kurzfassung englisch:
Fault prognostic in various levels of production of semiconductor chips is considered to be a great challenge. To reduce yield loss during the manufacturing process, tool abnormalities should be detected as early as possible during process monitoring. In this paper, we propose a novel fault prognostic method based on Bayesian networks. The network is designed such that it can process both discrete and continuous variables, to represent the correlations between critical deviations and to process quality control data based on divide-and-conquer strategy. Such a network enables us to perform high-precision multi-step prognostic on the status of the fabrication process given the current state of the sensory info. Additionally, we introduce a layer-wise approach for efficient learning of the Bayesian-network parameters. We evaluate the accuracy of our prognostic model on a wafer fabrication dataset where our model performs precise next-step fault prognostic by using the control sensory data.


"Offizielle" elektronische Version der Publikation (entsprechend ihrem Digital Object Identifier - DOI)
http://dx.doi.org/10.1109/ICIT.2017.7915579


Erstellt aus der Publikationsdatenbank der Technischen Universität Wien.