Publications in Scientific Journals:

S. Ganjeheizadeh Rohani, N. TaheriNejad, D. Radakovits:
"A Semiparallel Full-Adder in IMPLY Logic";
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28 (2020), 1; 297 - 301.

English abstract:
Passive implementation of memristors has led to several innovative works in the field of electronics. Despite being primarily a candidate for memory applications, memristors have proven to be beneficial in several other circuits and applications as well. One of the use cases is the implementation of digital circuits such as adders. Among several logic implementations using memristors, IMPLY logic is one of the promising candidates. In this brief, we present a new architecture for a digital full-adder, which is up to 41% faster than existing IMPLY-based serial designs while requiring up to 78% less area (memristors) compared to the existing parallel design.

"Official" electronic version of the publication (accessed through its Digital Object Identifier - DOI)

Created from the Publication Database of the Vienna University of Technology.